

Intel[®] LXT971A

3.3V Dual-Speed Fast Ethernet PHY Transceiver

Datasheet

The LXT971A is an IEEE compliant Fast Ethernet PHY Transceiver that directly supports both 100BASE-TX and 10BASE-T applications. It provides a Media Independent Interface (MII) for easy attachment to 10/100 Media Access Controllers (MACs). The LXT971A also provides a Low Voltage PECL (LVPECL) interface for use with 100BASE-FX fiber networks.

This document also supports the LXT971 device.

The LXT971A supports full-duplex operation at 10 Mbps and 100 Mbps. Its operating condition can be set using auto-negotiation, parallel detection, or manual control.

The LXT971A is fabricated with an advanced CMOS process and requires only a single 3.3V power supply.

Applications

- Combination 10BASE-T/100BASE-TX or 100BASE-FX Network Interface Cards (NICs)
- 10/100 PCMCIA Cards
- Cable Modems and Set-Top Boxes

Product Features

- 3.3V Operation.
- Low power consumption (300 mW typical).
- Low-power "Sleep" mode.
- 10BASE-T and 100BASE-TX using a single RJ-45 connection.
- Supports auto-negotiation and parallel detection.
- MII interface with extended register capability.
- Robust baseline wander correction performance.
- 100BASE-FX fiber-optic capable.
- Standard CSMA/CD or full-duplex operation.
- Supports JTAG boundary scan.

- Configurable via MDIO serial port or hardware control pins.
- Integrated, programmable LED drivers.
- 64-ball Plastic Ball Grid Array (PBGA).
 - LXT971ABC Commercial (0° to 70°C ambient).
 - —LXT971ABE Extended (-40° to 85°C ambient).
- 64-pin Low-profile Quad Flat Package (LQFP).
 - LXT971ALC Commercial (0° to 70°C ambient).
 - LXT971ALE Extended (-40° to 85°C ambient).

Order Number: 249414-002

August 2002



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTELÆ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The LXT971A may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Copyright © Intel Corporation, 2002

*Third-party brands and names are the property of their respective owners.



1.0	Pin As	ssignment	ts	12
2.0	Signal	Descript	ions	16
3.0	Functi	onal Desc	cription	21
	3.1	21		
		3.1.1	Comprehensive Functionality	
		3.1.2	OSP TM Architecture	
	3.2	Netwo	rk Media / Protocol Support	
		3.2.1	10/100 Network Interface	
			3.2.1.1 Twisted-Pair Interface	22
			3.2.1.2 Fiber Interface	
			3.2.1.3 Fault Detection and Reporting	
		3.2.2	MII Data Interface	
			3.2.2.1 Increased MII Drive Strength	
		3.2.3	Configuration Management Interface	24
			3.2.3.1 MDIO Management Interface	
			3.2.3.2 Hardware Control Interface	
	3.3	_	ting Requirements	
		3.3.1	Power Requirements	
		3.3.2	Clock Requirements	
			3.3.2.1 External Crystal/Oscillator	
			3.3.2.2 MDIO Clock	
	3.4		zation	
		3.4.1	MDIO Control Mode	
		3.4.2	Hardware Control Mode	
		3.4.3	Reduced Power Modes	
			3.4.3.1 Hardware Power Down	
			3.4.3.2 Software Power Down	
		2.4.4	3.4.3.3 Sleep Mode	
		3.4.4	Reset	
	2.5	3.4.5	Hardware Configuration Settings	
	3.5		ishing Link	
		3.5.1	Auto-Negotiation	
			3.5.1.1 Base Page Exchange	
			3.5.1.2 Next Page Exchange	
		3.5.2	Parallel Detection	
	3.6		peration	
	3.0	3.6.1	MII Clocks	
		3.6.2	Transmit Enable	
		3.6.3	Receive Data Valid	
		3.6.4	Carrier Sense	
		3.6.5	Error Signals	
		3.6.6	Collision	
		3.6.7	Loopback	
		5.0.7	3.6.7.1 Operational Loophack	34 35

LXT971A 3.3 V Dual-Speed Fast Ethernet Transceiver



			3.6.7.2 Test Loopback	35		
	3.7	100 Mb	ops Operation			
		3.7.1	100BASE-X Network Operations			
		3.7.2	Collision Indication	38		
		3.7.3	100BASE-X Protocol Sublayer Operations	38		
			3.7.3.1 PCS Sublayer	38		
			3.7.3.2 PMA Sublayer			
			3.7.3.3 Twisted-Pair PMD Sublayer			
			3.7.3.4 Fiber PMD Sublayer			
	3.8	-	os Operation			
		3.8.1	10BASE-T Preamble Handling			
		3.8.2	10BASE-T Carrier Sense			
		3.8.3	10BASE-T Dribble Bits			
		3.8.4	10BASE-T Link Integrity Test			
			3.8.4.1 Link Failure			
		3.8.5	10BASE-T SQE (Heartbeat)	44		
		3.8.6	10BASE-T Jabber	44		
		3.8.7	10BASE-T Polarity Correction	44		
	3.9	Monito	ring Operations	44		
		3.9.1	Monitoring Auto-Negotiation	44		
			3.9.1.1 Monitoring Next Page Exchange	45		
		3.9.2	LED Functions	45		
			3.9.2.1 LED Pulse Stretching	45		
	3.10	Bounda	ary Scan (JTAG1149.1) Functions	46		
		3.10.1	Boundary Scan Interface	46		
		3.10.2	State Machine	46		
		3.10.3	Instruction Register	46		
		3.10.4	Boundary Scan Register (BSR)	46		
4.0	Applic	ation Info	ormation	48		
	4.1	Magnet	tics Information	48		
	4.2					
	4.3		per Interface			
5.0	Test S	pecification	ons	56		
	5.1	Electric	cal Parameters	56		
	5.2		Diagrams			
6.0	Regist	er Definiti	ions	71		
7.0	Packaş	ge Specific	cations	88		
8.0	Product Ordering Information					

LXT971A 3.3 V Dual-Speed Fast Ethernet Transceiver



Figures

1	LXT971A Block Diagram	9
2	64-Pin PBGA Pin Assignments	10
3	64-Pin LQFP Pin Assignments	11
4	Management Interface Read Frame Structure	21
5	Management Interface Write Frame Structure	21
6	Interrupt Logic	22
7	Initialization Sequence	24
8	Hardware Configuration Settings	26
9	Link Establishment Overview	28
10	10BASE-T Clocking	30
11	100BASE-X Clocking	30
12	Link Down Clock Transition	30
13	Loopback Paths	31
14	100BASE-X Frame Format	32
15	100BASE-TX Data Path	33
16	100BASE-TX Reception with no Errors	33
17	100BASE-TX Reception with Invalid Symbol	33
18	100BASE-TX Transmission with no Errors	34
19	100BASE-TX Transmission with Collision	34
20	Protocol Sublayers	35
21	LED Pulse Stretching	42
22	Typical Twisted-Pair Interface - Switch	45
23	Typical Twisted-Pair Interface - NIC	46
24	Typical MII Interface	47
25	Typical Fiber Interface	48
26	100BASE-TX Receive Timing - 4B Mode	53
27	100BASE-TX Transmit Timing - 4B Mode	54
28	100BASE-FX Receive Timing	55
29	100BASE-FX Transmit Timing	56
30	10BASE-T Receive Timing	57
31	10BASE-T Transmit Timing	58
32	10BASE-T Jabber and Unjabber Timing	59
33	10BASE-T SQE (Heartbeat) Timing.	59
34	Auto Negotiation and Fast Link Pulse Timing	60
35	Fast Link Pulse Timing	60
36	MDIO Input Timing	61
37	MDIO Output Timing	61
38	Power-Up Timing	62
39	RESET Pulse Width and Recovery Timing	62
40	PHY Identifier Bit Mapping	68
41	PBGA Package Specification	
42	LXT971A LQFP Package Specifications	80



Tables

1	LQFP Numeric Pin List	12
2	LXT971A MII Signal Descriptions	
3	LXT971A Network Interface Signal Descriptions	15
4	LXT971A Miscellaneous Signal Descriptions	
5	LXT971A Power Supply Signal Descriptions	17
6	LXT971A JTAG Test Signal Descriptions	17
7	LXT971A LED Signal Descriptions	17
8	Hardware Configuration Settings	26
9	Carrier Sense, Loopback, and Collision Conditions	32
10	4B/5B Coding	
11	BSR Mode of Operation	43
12	Supported JTAG Instructions	
13	Device ID Register	
14	Magnetics Requirements	
15	I/O Pin Comparison of NIC and Switch RJ-45 Setups	
16	Absolute Maximum Ratings	
17	Operating Conditions	
18	Digital I/O Characteristics 1	
19	Digital I/O Characteristics - MII Pins.	
20	I/O Characteristics - REFCLK/XI and XO Pins	
21	I/O Characteristics - LED/CFG Pins	
22	100BASE-TX Transceiver Characteristics	
23	100BASE-FX Transceiver Characteristics	
24	10BASE-T Transceiver Characteristics	
25	10BASE-T Link Integrity Timing Characteristics	
26	100BASE-TX Receive Timing Parameters - 4B Mode	
27	100BASE-TX Transmit Timing Parameters - 4B Mode	
28	100BASE-FX Receive Timing Parameters	
29	100BASE-FX Transmit Timing Parameters	
30	10BASE-T Receive Timing Parameters	
31	10BASE-T Transmit Timing Parameters	
32	10BASE-T Jabber and Unjabber Timing Parameters	59
33	10BASE-T SQE Timing Parameters	
34	Auto Negotiation and Fast Link Pulse Timing Parameters	
35	MDIO Timing Parameters	
36	Power-Up Timing Parameters	
37	RESET Pulse Width and Recovery Timing Parameters	
38	Register Set	
39	Register Bit Map	
40	Control Register (Address 0)	
41	MII Status Register #1 (Address 1)	
42	PHY Identification Register 1 (Address 2)	
43	PHY Identification Register 2 (Address 3)	
44	Auto Negotiation Advertisement Register (Address 4)	
45	Auto Negotiation Link Partner Base Page Ability Register (Address 5)	
46	Auto Negotiation Expansion (Address 6)	
47	Auto Negotiation Next Page Transmit Register (Address 7)	
48	Auto Negotiation Link Partner Next Page Receive Register (Address 8)	
49	Configuration Register (Address 16, Hex 10)	73



LXT971A 3.3 V Dual-Speed Fast Ethernet Transceiver

50	Status Register #2 (Address 17)	74
51	Interrupt Enable Register (Address 18)	75
52	Interrupt Status Register (Address 19, Hex 13)	
53	LED Configuration Register (Address 20, Hex 14)	77
54	Transmit Control Register (Address 30)	



Revision History

	Revision 002 Revision Date: August 6, 2002					
Page	Description					
	Globally replaced "pseudo-PECL" with Low-Voltage PECL", except when identified with 5 V.					
1	Front Page: Changed "pseudo-ECL (PECL)" to "Low Voltage PECL (LVPECL). Added "JTAG Boundary Scan" to Product Features on front page.					
12	Modified Figure 2 "LXT971A 64-Ball PBGA Assignments" (replaced TEST1 and TEST0 with GND).					
13	Modified Figure 3 "LXT971A 64-Pin LQFP Assignments" (replaced TEST1 and TEST0 with GND).					
14	Modified Table 1 "LQFP Numeric Pin List" (replaced TEST1 and TEST0 with GND).					
16	Added note under Section 2.0, "Signal Descriptions": "Intel recommends that all inputs and multi- function pins be tied to the inactive states and all outputs be left floating, if unused."					
17	Modified SD/TP description in Table 3 "LXT971A Network Interface Signal Descriptions". Added Table note 2.					
18	Modified Table 4 "LXT971A Miscellaneous Signal Descriptions".					
19	Modified Table 5 "LXT971A Power Supply Signal Descriptions".					
20	Added Table 8 "LXT971A Pin Types and Modes".					
22	Replaced second paragraph under Section 3.2.1.2, "Fiber Interface".					
23	Added Section 3.2.2.1, "Increased MII Drive Strength".					
23	Changed "Far-End Fault" title to '100BASE-FX Far-End Fault". Modified first sentence under this heading.					
30	Modified Figure 8 "Hardware Configuration Settings".					
35	Added paragraph after bullets under Section 3.6.7.2, "Test Loopback".					
43	Modified text under Section 3.7.3.4, "Fiber PMD Sublayer".					
47	Modified Table 13 "Supported JTAG Instructions".					
47	Modified Table 14 "Device ID Register".					
52	Added a new Section 4.3, "The Fiber Interface".					
53	Replaced Figure 25 "Typical LXT971A-to-3.3 V Fiber Transceiver Interface Circuitry".					
54	Added Figure 26 "Typical LXT971A-to-5 V Fiber Transceiver Interface Circuitry".					
55	Added Figure 27 "ON Semiconductor Triple PECL-to-LVPECL Translator".					
56	Modified Table 17 "Absolute Maximum Ratings".					
56	Modified Table 18 "Operating Conditions": Added Typ values to Vcc current.					
57	Modified Table 20 "Digital I/O Characteristics - MII Pins".					
58	Modified Table 22 "I/O Characteristics - LED/CFG Pins".					
58	Added Table 23 "I/O Characteristics – SD/TP Pin".					
60	Added Table 28 "LXT971A Thermal Characteristics".					
65	Modified Table 33 "10BASE-T Receive Timing Parameters"					
72	Modified Table 42 "Register Bit Map". (Added Table 26 information).					
86	Added Table 57 "Digital Config Register (Address 26)".					
87	Modified Table 58 "Transmit Control Register (Address 30)".					
90	Added Section 8.0, "Product Ordering Information".					



	Revision 001 Revision Date: January 2001						
Page	Description						
	Clock Requirements: Modified language under Clock Requirements heading.						
N/A	Table 21 I/O Characteristics REFCLK: Changed values for Input Clock Duty Cycle under Min from 40 to 35 and under Max from 60 to 65.						

LXT971A 3.3 V Dual-Speed Fast Ethernet Transceiver





RESET GND PWRDWN ADDR<4:0> — MDIO ← MDC — MDINT ← MDDIS — REFCLK TxSLEW<1:0> Manchester Encoder TX_EN OSP™ TXD<3:0> ▶ TPFOP TXPCS TP/Fiber Out TX_ER · → TPFON TX_CLK < TDIO TMS TCK TRST LED/CFG<3:1> JTAG OSP™ aptive EQ w seline Wand Cancellation Collision Detect COL 4 Clock Generato RX_CLK • Serial-to-Parallel Converter Manchester 10 Decoder RXD<3:0> ◆ OSP™ Slicer TPFIN RX PCS RXDV **◆** Carrier Sense Data Valid Error Detect Decoder & Descrambler SD/TP CRS ← RX_ER ◀

Figure 1. LXT971A Block Diagram




1.0 Pin Assignments

Figure 2. LXT971A 64-Ball PBGA Assignments

\angle	1	2	3	4	5	6	7	8	
A	MDINT	CRS	TXD3	TXD0	RX_ER	VCCD	RX_DV	RXD0	А
В	REF CLK/XI	COL	TXD2	TX_EN	TX_ER	RX_ CLK	N/C	RXD1	В
С	ХО	RESET	GND	TXD1	TX_ CLK	GND	N/C	RXD2	С
D	Tx SLEW0	Tx SLEW1	MDDIS	GND	VCCIO	RXD3	N/C	MDIO	D
Е	ADDR0	ADDR1	GND	GND	VCCIO	LED/ CFG1	MDC	PWR DWN	Е
F	ADDR3	ADDR2	GND	GND	TDI	TMS	LED/ CFG2	LED/ CFG3	F
G	ADDR4	SD/TP	VCCA	VCCA	TDO	TCK	GND	GND	G
Н	RBIAS	TPFOP	TPFON	TPFIP	TPFIN	TRST	SLEEP	PAUSE	Н
	1	2	3	4	5	6	7	8	



Figure 3. LXT971A 64-Pin LQFP Assignments



LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver



Table 1. LQFP Numeric Pin List

Pin	Symbol	Туре	Reference for Full Description
1	REFCLK/XI	Input	Table 4 on page 18
2	хо	Output	Table 4 on page 18
3	MDDIS	Input	Table 2 on page 16
4	RESET	Input	Table 4 on page 18
5	TxSLEW0	Input	Table 4 on page 18
6	TxSLEW1	Input	Table 4 on page 18
7	GND	-	Table 5 on page 19
8	VCCIO	-	Table 5 on page 19
9	N/C	-	Table 4 on page 18
10	N/C	-	Table 4 on page 18
11	GND	-	Table 5 on page 19
12	ADDR0	Input	Table 4 on page 18
13	ADDR1	Input	Table 4 on page 18
14	ADDR2	Input	Table 4 on page 18
15	ADDR3	Input	Table 4 on page 18
16	ADDR4	Input	Table 4 on page 18
17	RBIAS	Analog Input	Table 4 on page 18
18	GND	-	Table 5 on page 19
19	TPFOP	Output	Table 3 on page 17
20	TPFON	Output	Table 3 on page 17
21	VCCA	-	Table 5 on page 19
22	VCCA	-	Table 5 on page 19
23	TPFIP	Input	Table 3 on page 17
24	TPFIN	Input	Table 3 on page 17
25	GND	-	Table 5 on page 19
26	SD/TP	Input	Table 3 on page 17
27	TDI	Input	Table 6 on page 19
28	TDO	Output	Table 6 on page 19
29	TMS	Input	Table 6 on page 19
30	TCK	Input	Table 6 on page 19
31	TRST	Input	Table 6 on page 19
32	SLEEP	Input	Table 4 on page 18
33	PAUSE	Input	Table 4 on page 18
34	GND	_	Table 5 on page 19
35	GND	_	Table 5 on page 19
36	LED/CFG3	I/O	Table 7 on page 19



Table 1. LQFP Numeric Pin List (Continued)

Pin	Symbol	Туре	Reference for Full Description
37	LED/CFG2	I/O	Table 7 on page 19
38	LED/CFG1	I/O	Table 7 on page 19
39	PWRDWN	Input	Table 4 on page 18
40	VCCIO	-	Table 5 on page 19
41	GND	-	Table 5 on page 19
42	MDIO	I/O	Table 2 on page 16
43	MDC	Input	Table 2 on page 16
44	N/C	-	Table 4 on page 18
45	RXD3	Output	Table 2 on page 16
46	RXD2	Output	Table 2 on page 16
47	RXD1	Output	Table 2 on page 16
48	RXD0	Output	Table 2 on page 16
49	RX_DV	Output	Table 2 on page 16
50	GND	-	Table 5 on page 19
51	VCCD	-	Table 5 on page 19
52	RX_CLK	Output	Table 2 on page 16
53	RX_ER	Output	Table 2 on page 16
54	TX_ER	Input	Table 2 on page 16
55	TX_CLK	Output	Table 2 on page 16
56	TX_EN	Input	Table 2 on page 16
57	TXD0	Input	Table 2 on page 16
58	TXD1	Input	Table 2 on page 16
59	TXD2	Input	Table 2 on page 16
60	TXD3	Input	Table 2 on page 16
61	GND	-	Table 5 on page 19
62	COL	Output	Table 2 on page 16
63	CRS	Output	Table 2 on page 16
64	MDINT	Open Drain	Table 2 on page 16



2.0 Signal Descriptions

Note: Intel recommends that all inputs and multi-function pins be tied to the inactive states and all outputs be left floating, if unused.

Table 2. LXT971A MII Signal Descriptions

PBGA Pin#	LQFP Pin#	Symbol	Type ¹	Signal Description		
				Data Interface Pins		
A3 B3 C4	60 59 58	TXD3 TXD2 TXD1	I	Transmit Data. TXD is a bundle of parallel data signals that are driven by the MAC. TXD<3:0> transitions synchronously with		
A4	57	TXD0		respect to the TX_CLK. TXD<0> is the least significant bit.		
B4	56	TX_EN	I	Transmit Enable . The MAC asserts this signal when it drives valid data on TXD. This signal must be synchronized to TX_CLK.		
C5	55	TX_CLK	0	Transmit Clock . TX_CLK is sourced by the PHY in both 10 and 100 Mbps operations. 2.5 MHz for 10 Mbps operation, 25 MHz for 100 Mbps operation.		
D6 C8 B8 A8	45 46 47 48	RXD3 RXD2 RXD1 RXD0	0	Receive Data . RXD is a bundle of parallel signals that transition synchronously with respect to the RX_CLK. RXD<0> is the least significant bit.		
A7	49	RX_DV	0	Receive Data Valid. The LXT971A asserts this signal when it drives valid data on RXD. This output is synchronous to RX_CLK.		
A5	53	RX_ER	0	Receive Error. Signals a receive error condition has occurred. This output is synchronous to RX_CLK.		
B5	54	TX_ER	I	Transmit Error . Signals a transmit error condition. This signal must be synchronized to TX_CLK.		
В6	52	RX_CLK	0	Receive Clock. 25 MHz for 100 Mbps operation, 2.5 MHz for 10 Mbps operation. Refer to "Clock Requirements" on page 26 in Section 3.0, "Functional Description".		
B2	62	COL	0	Collision Detected . The LXT971A asserts this output when a collision is detected. This output remains High for the duration of the collision. This signal is asynchronous and is inactive during full-duplex operation.		
A2	63	CRS	0	Carrier Sense. During half-duplex operation (Register bit 0.8 = 0), the LXT971A asserts this output when either transmitting or receiving data packets. During full-duplex operation (Register bit 0.8 = 1), CRS is asserted only during receive. CRS assertion is asynchronous with respect to RX_CLK. CRS is de-asserted on loss of carrier, synchronous to RX_CLK.		
1. Type	1. Type Column Coding: I = Input, O = Output, A = Analog, OD = Open Drain					



Table 2. LXT971A MII Signal Descriptions (Continued)

PBGA Pin#	LQFP Pin#	Symbol	Type ¹	Signal Description
				MII Control Interface Pins
D3	3	MDDIS	I	Management Disable. When MDDIS is High, the MDIO is disabled from read and write operations. When MDDIS is Low at power-up or reset, the Hardware Control Interface pins control only the initial or "default" values of their respective register bits. After the power-up/reset cycle is complete, bit control reverts to the MDIO serial channel.
E7	43	MDC	I	Management Data Clock. Clock for the MDIO serial data channel. Maximum frequency is 8 MHz.
D8	42	MDIO	I/O	Management Data Input/Output . Bidirectional serial data channel for PHY/STA communication.
A1	64	MDINT	OD	Management Data Interrupt . When Register bit 18.1 = 1, an active Low output on this pin indicates status change. Interrupt is cleared by reading Register 19.
1. Type	Column (Coding: I = Inp	out, O = C	Output, A = Analog, OD = Open Drain

Table 3. LXT971A Network Interface Signal Descriptions

PBGA Pin#	LQFP Pin#	Symbol	Type ¹	Signal Description
H2 H3	19 20	TPFOP TPFON	0	Twisted-Pair/Fiber Outputs, Positive & Negative. During 100BASE-TX or 10BASE-T operation, TPFOP/N pins drive 802.3 compliant pulses onto the line. During 100BASE-FX operation, TPFOP/N pins produce differential LVPECL outputs for fiber transceivers.
H4 H5	23 24	TPFIP TPFIN	I	Twisted-Pair/Fiber Inputs, Positive & Negative. During 100BASE-TX or 10BASE-T operation, TPFIP/N pins receive differential 100BASE-TX or 10BASE-T signals from the line. During 100BASE-FX operation, TPFIP/N pins receive differential LVPECL inputs from fiber transceivers.
G2	26	SD/TP	I	Signal Detect ² : Dual function input depending on the state of the device. Reset and Power-Up. Media mode selection: Tie High for FX mode (Register bit 16.0 = 1) Tie Low for TP mode (Register bit 16.0 = 0) Normal Operation (FX Mode): SD input from the fiber transceiver. Normal Operation (TP Mode): Tie to GND (uses an internal pulldown).

Type Column Coding: I = Input, O = Output, A = Analog, OD = Open Drain
 For standard digital loopback testing (Register bit 0.14) in FX mode, the SD pin should be tied to an LVPECL logic High (2.4 V).



Table 4. LXT971A Miscellaneous Signal Descriptions

PBGA Pin#	LQFP Pin#	Symbol	Type ¹	Signal Description					
				Tx Output Slew Controls 0 and 1. These pins select the TX output slew rate (rise and fall time) as follows:					
		TxSLEW0		TxSLEW1	TxSLEW0	Slew Rate (Rise and Fall Time)			
D1	5	TxSLEW1	ı	0	0	3.0 ns			
D2	6			0	1	3.4 ns			
				1	0	3.9 ns			
				1	1	4.4 ns			
C2	4	RESET	I	Reset. This active Low input is OR'ed with the control register Reset bit (Register bit 0.15). The LXT971A reset cycle is extended to 258 μs (nominal) after reset is deasserted.					
G1 F1 F2 E2 E1	16 15 14 13 12	ADDR4 ADDR3 ADDR2 ADDR1 ADDR0	 	Address <4:0>. Sets device address.					
H1	17	RBIAS	Al	Bias. This pir Must be tied to	n provides bias o ground throu	current for the internal circuitry. gh a 22.1 k Ω , 1% resistor.			
Н8	33	PAUSE	I	Pause. When capabilities du	set High, the luring auto-nego	XT971A advertises Pause otiation.			
H7	32	SLEEP	I	into a low-pov	ver sleep mode	oin enables the LXT971A to go e. The value of this pin can be 6.6 when in managed mode.			
E8	39	PWRDWN	I	Power Down . When set High, this pin puts the LXT971A in a power-down mode.					
B1 C1	1 2	REFCLK/XI XO	I 0	Crystal Input and Output. A 25 MHz crystal oscillator circuit can be connected across XI and XO. A clock can also be used at XI. Refer to "Clock Requirements" on page 26 in the Functional Description section.					
B7, C7 D7	9, 10 44	N/C	-	No Connection. These pins are not used and should not be terminated.					
1. Type Co	olumn Codir	ng: I = Input, O :	= Output,	A = Analog, O	D = Open Drai	n.			



Table 5. LXT971A Power Supply Signal Descriptions

PBGA Pin#	LQFP Pin#	Symbol	Type	Signal Description
A6	51	VCCD	-	Digital Power. Requires a 3.3V power supply.
D4, E3 E4, F3 F4, C6, C3, G7, G8	7, 11, 18, 25, 34, 35, 41, 50, 61	GND	-	Ground.
E5, D5	8, 40	VCCIO	-	MII Power. Requires either a 3.3V or a 2.5V supply. Must be supplied from the same source used to power the MAC on the other side of the MII.
G3, G4	21, 22	VCCA	_	Analog Power. Requires a 3.3V power supply.

Table 6. LXT971A JTAG Test Signal Descriptions

PBGA Pin#	LQFP Pin#	Symbol	Type ¹	Signal Description
F5	27	TDI ²	1	Test Data Input . Test data sampled with respect to the rising edge of TCK.
G5	28	TDO ²	0	Test Data Output . Test data driven with respect to the falling edge of TCK.
F6	29	TMS ²	I	Test Mode Select.
G6	30	TCK ²	I	Test Clock. Test clock input sourced by ATE.
H6	31	TRST ²	I	Test Reset. Test reset input sourced by ATE.

^{1.} Type Column Coding: I = Input, O = Output, A = Analog, OD = Open Drain.

Table 7. LXT971A LED Signal Descriptions

PBGA Pin#	LQFP Pin#	Symbol	Type ¹	Signal Description
E6 F7 F8	38 37 36	LED/CFG1 LED/CFG2 LED/CFG3	I/O	LED Drivers 1-3. These pins drive LED indicators. Each LED can display one of several available status conditions as selected by the LED Configuration Register (refer to Table 56 on page 85 for details). Configuration Inputs 1-3. These pins also provide initial configuration settings (refer to Table 9 on page 30 for details).

^{2.} If JTAG port is not used, these pins do not need to be terminated.

Type Column Coding: I = Input, O = Output, A = Analog, OD = Open Drain.
 Pull-up/pull-down resistors of 10 k can be implemented if LEDs are used in the design.



Table 8. LXT971A Pin Types and Modes

Modes	RXD 0-3	RXDV	Tx/Rx CLKS Output	RXER Output	COL Output	CRS Output	TXD 0-3 Input	TXEN Input	TXER Input
HWReset	DL	DL	DH	DL	DL	DL	IPLD	IPLD	IPLD
SFTPWRDN	DL	DL	Active	DL	DL	DL	IPLD	IPLD	IPLD
HWPWRDN	High Z	High Z	High Z	High Z	High Z	High Z	High Z	High Z	High Z
ISOLATE	HZ w/ IPLD	HZ w/ IPLD	HZ w/ IPLD	HZ w/ IPLD	HZ w/ IPLD	HZ w/ IPLD	IPLD	IPLD	IPLD
SLEEP	DL	DL	DL	DL	DL	DL	IPLD	IPLD	IPLD

A High Z (High impedance) or three-state determines when the device is drawing a current of less than 20 nA. A High Z with PLD (High impedance with pull-down) state determines when the device is drawing a current of less than 20 μA.

^{2.} DL = Driven Low (Logic 0), DH = Driven High (Logic 1), IPLD = Internal Pull-Down (Weak)



3.0 Functional Description

3.1 Introduction

The LXT971A is a single-port Fast Ethernet 10/100 transceiver that supports 10 Mbps and 100 Mbps networks and complies with all applicable requirements of IEEE 802.3. The LXT971A directly drives either a 100BASE-TX line (up to 140 meters) or a 10BASE-T line (up to 185 meters). The device also supports 100BASE-FX operation via a Low Voltage PECL (LVPECL) interface.

3.1.1 Comprehensive Functionality

The LXT971A provides a standard Media Independent Interface (MII) for 10/100 MACs. The LXT971A performs all functions of the Physical Coding Sublayer (PCS) and Physical Media Attachment (PMA) sublayer as defined in the IEEE 802.3 100BASE-X standard. This device also performs all functions of the Physical Media Dependent (PMD) sublayer for 100BASE-TX connections.

The LXT971A reads its configuration pins on power-up to check for forced operation settings. If not configured for forced operation, the device uses auto-negotiation/parallel detection to automatically determine line operating conditions. If the PHY device on the other side of the link supports auto-negotiation, the LXT971A auto-negotiates with it using Fast Link Pulse (FLP) Bursts. If the PHY partner does not support auto-negotiation, the LXT971A automatically detects the presence of either link pulses (10 Mbps PHY) or Idle symbols (100 Mbps PHY) and sets its operating conditions accordingly.

The LXT971A provides half-duplex and full-duplex operation at 100 Mbps and 10 Mbps.

3.1.2 OSP™ Architecture

The LXT971A incorporates high-efficiency Optimal Signal Processing[™] design techniques, combining the best properties of digital and analog signal processing to produce a truly optimal device.

The receiver utilizes decision feedback equalization to increase noise and cross-talk immunity by as much as 3 dB over an ideal all-analog equalizer. Using OSP mixed-signal processing techniques in the receive equalizer avoids the quantization noise and calculation truncation errors found in traditional DSP-based receivers (typically complex DSP engines with A/D converters). This results in improved receiver noise and cross-talk performance.

The OSP signal processing scheme also requires substantially less computational logic than traditional DSP-based designs. This lowers power consumption and also reduces the logic switching noise generated by DSP engines. This logic switching noise can be a considerable source of EMI generated on the device's power supplies.

The OSP-based LXT971A provides improved data recovery, EMI performance and low power consumption.



3.2 Network Media / Protocol Support

The LXT971A supports both 10BASE-T and 100BASE-TX Ethernet over twisted-pair, or 100 Mbps Ethernet over fiber media (100BASE-FX).

3.2.1 10/100 Network Interface

The network interface port consists of five external pins (two differential signal pairs and a signal detect pin). The I/O pins are shared between twisted-pair (TP) and fiber. Refer to Figure 3 on page 13 for specific pin assignments.

The LXT971A output drivers generate either 100BASE-TX, 10BASE-T, or 100BASE-FX output. When not transmitting data, the LXT971A generates 802.3-compliant link pulses or idle code. Input signals are decoded either as a 100BASE-TX, 100BASE-FX, or 10BASE-T input, depending on the mode selected. Auto-negotiation/parallel detection or manual control is used to determine the speed of this interface.

3.2.1.1 Twisted-Pair Interface

The LXT971A supports either 100BASE-TX or 10BASE-T connections over 100Ω , Category 5, Unshielded Twisted Pair (UTP) cable. When operating at 100 Mbps, the LXT971A continuously transmits and receives MLT3 symbols. When not transmitting data, the LXT971A generates "IDLE" symbols.

During 10 Mbps operation, Manchester-encoded data is exchanged. When no data is being exchanged, the line is left in an idle state. Link pulses are transmitted periodically to keep the link up.

Only a transformer, RJ-45 connector, load resistor, and bypass capacitors are required to complete this interface. On the transmit side, the LXT971A has an active internal termination and does not require external termination resistors. Intel's patented waveshaping technology shapes the outgoing signal to help reduce the need for external EMI filters. Four slew rate settings (refer to Table 4 on page 18) allow the designer to match the output waveform to the magnetic characteristics. On the receive side, the internal impedance is high enough that it has no practical effect on the external termination circuit.

3.2.1.2 Fiber Interface

The LXT971A fiber port is designed to interface with common industry-standard fiber modules. It incorporates a Low Voltage PECL interface that complies with the ANSI X3.166 standard for seamless integration.

Fiber mode is selected through Register bit 16.0 by the following two methods:

- 1. Drive the SD input to a value greater than 600 mV during power-up and reset states (all LVPECL signaling levels from a fiber transceiver are acceptable).
- 2. Configure Register bit 16.0 = 1 through the MDIO interface.



3.2.1.3 Fault Detection and Reporting

The LXT971A supports two fault detection and reporting mechanisms. "Remote Fault" refers to a MAC-to-MAC communication function that is essentially transparent to PHY layer devices. It is used only during auto-negotiation, and is applicable only to twisted-pair links. "Far-End Fault" is an optional PMA-layer function that may be embedded within PHY devices. The LXT971A supports both functions (see Section 3.2.1.3.1 and Section 3.2.1.3.2).

3.2.1.3.1 Remote Fault

Register bit 4.13 in the Auto-Negotiation Advertisement Register is reserved for Remote Fault indications. It is typically used when re-starting the auto-negotiation sequence to indicate to the link partner that the link is down because the advertising device detected a fault.

When the LXT971A receives a Remote Fault indication from its partner during auto-negotiation it does the following:

- Sets Register bit 5.13 in the Link Partner Base Page Ability Register, and
- Sets the Remote Fault Register bit 1.4 in the MII Status Register to pass this information to the local controller.

3.2.1.3.2 100BASE-FX Far-End Fault

The SD/\overline{TP} pin monitors signal quality during normal operation in fiber mode. If the signal quality degrades beyond the fault threshold, the fiber transceiver reports a signal quality fault condition via the SD/\overline{TP} pin. Loss of signal quality blocks any fiber data from being received and causes a link loss

If the LXT971A detects a signal fault condition, it can transmit the Far-End Fault Indication (FEFI) over the fiber link. The FEFI consists of 84 consecutive ones followed by a single zero. This pattern must be repeated at least three times. The LXT971A transmits the far-end fault code a minimum of three times if all the following conditions are true:

- Fiber mode is selected.
- Fault Code transmission is enabled (Register bit 16.2 = 1).
- Either Signal Detect indicates no signal or the receive PLL cannot lock.
- Loopback is not enabled.

3.2.2 MII Data Interface

The LXT971A supports a standard Media Independent Interface (MII). The MII consists of a data interface and a management interface. The MII Data Interface passes data between the LXT971A and a Media Access Controller (MAC). Separate parallel buses are provided for transmit and receive. This interface operates at either 10 Mbps or 100 Mbps. The speed is set automatically, once the operating conditions of the network link have been determined. Refer to "MII Operation" on page 32 for additional details.

3.2.2.1 Increased MII Drive Strength

A higher Media Independent Interface (MII) drive strength may be desired in some designs to drive signals over longer PCB trace lengths, or over high-capacitive loads, through multiple vias, or through a connector. The MII drive strength in the LXT971A can be increased by setting Register

LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver



bit 26.11 through software control. Setting Register bit 26.11 = 1 through the MDC/MDIO interface sets the MII pins (RXD[0:3], RX_DV, RX_CLK, RX_ER, COL, CRS, and TX_CLK) to a higher drive strength.

3.2.3 Configuration Management Interface

The LXT971A provides both an MDIO interface and a Hardware Control Interface for device configuration and management.

3.2.3.1 MDIO Management Interface

The LXT971A supports the IEEE 802.3 MII Management Interface also known as the Management Data Input/Output (MDIO) Interface. This interface allows upper-layer devices to monitor and control the state of the LXT971A. The MDIO interface consists of a physical connection, a specific protocol that runs across the connection, and an internal set of addressable registers.

Some registers are required and their functions are defined by the IEEE 802.3 standard. The LXT971A also supports additional registers for expanded functionality. The LXT971A supports multiple internal registers, each of which is 16 bits wide. Specific register bits are referenced using an "X.Y" notation, where X is the register number (0-31) and Y is the bit number (0-15).

The physical interface consists of a data line (MDIO) and clock line (MDC). Operation of this interface is controlled by the MDDIS input pin. When MDDIS is High, the MDIO read and write operations are disabled and the Hardware Control Interface provides primary configuration control. When MDDIS is Low, the MDIO port is enabled for both read and write operations and the Hardware Control Interface is not used.

3.2.3.1.1 MDIO Addressing

The protocol allows one controller to communicate with multiple LXT971A chips. Pins ADDR<4:0> determine the chip address.

3.2.3.1.2 MDIO Frame Structure

The physical interface consists of a data line (MDIO) and clock line (MDC). The frame structure is shown in Figures 4 and 5 (read and write). MDIO Interface timing is shown in Table 38 on page 69.

Figure 4. Management Interface Read Frame Structure







Figure 5. Management Interface Write Frame Structure



3.2.3.1.3 MII Interrupts


The LXT971A provides a single interrupt pin ($\overline{\text{MDINT}}$). Interrupt logic is shown in Figure 6. The LXT971A also provides two dedicated interrupt registers. Register 18 provides interrupt enable and mask functions and Register 19 provides interrupt status. Setting Register bit 18.1 = 1, enables the device to request interrupt via the $\overline{\text{MDINT}}$ pin. An active Low on this pin indicates a status change on the LXT971A. Interrupts may be caused by four conditions:

- Auto-negotiation complete
- · Speed status change
- Duplex status change
- · Link status change

3.2.3.2 Hardware Control Interface

The LXT971A provides a Hardware Control Interface for applications where the MDIO is not desired. The Hardware Control Interface uses the three LED driver pins to set device configuration. Refer to the Hardware Configuration Settings section on page 30 for additional details.

Figure 6. Interrupt Logic





3.3 Operating Requirements

3.3.1 Power Requirements

The LXT971A requires three power supply inputs (VCCD, VCCA, and VCCIO). The digital and analog circuits require 3.3V supplies (VCCD and VCCA). These inputs may be supplied from a single source. Each supply input must be de-coupled to ground.

An additional supply may be used for the MII (VCCIO). The supply may be either +2.5V or +3.3V. Also, the inputs on the MII interface are tolerant to 5V signals from the controller on the other side of the MII interface. Refer to Table 20 on page 57 for MII I/O characteristics.

As a matter of good practice, these supplies should be as clean as possible.

3.3.2 Clock Requirements

3.3.2.1 External Crystal/Oscillator

The LXT971A requires a reference clock input that is used to generate transmit signals and recover receive signals. It may be provided by either of two methods: by connecting a crystal across the oscillator pins (XI and XO), or by connecting an external clock source to pin XI. The connection of a clock source to the XI pin requires the XO pin to be left open. A crystal-based clock is recommended over a derived clock (i.e., PLL-based) to minimize transmit jitter. Refer to the LXT971A/972A Design and Layout Guide for a list of recommended clock sources.

A crystal is typically used in NIC applications. An external 25 MHz clock source, rather than a crystal, is frequently used in switch applications. Refer to Table 21 on page 57 for clock timing requirements.

3.3.2.2 MDIO Clock

The MII management channel (MDIO) also requires an external clock. The managed data clock (MDC) speed is a maximum of 8 MHz. Refer to Table 38 on page 69 for details.

3.4 Initialization

When the LXT971A is first powered on, reset, or encounters a link failure state, it checks the MDIO register configuration bits to determine the line speed and operating conditions to use for the network link. The configuration bits may be set by the Hardware Control or MDIO interface as shown in Figure 7.

3.4.1 MDIO Control Mode

In the MDIO Control mode, the LXT971A reads the Hardware Control Interface pins to set the initial (default) values of the MDIO registers. Once the initial values are set, bit control reverts to the MDIO interface.

LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver



3.4.2 Hardware Control Mode

In the Hardware Control Mode, LXT971A disables direct write operations to the MDIO registers via the MDIO Interface. On power-up or hardware reset the LXT971A reads the Hardware Control Interface pins and sets the MDIO registers accordingly.


The following modes are available using either Hardware Control or MDIO Control:

- Force network link to 100FX (Fiber).
- Force network link operation to:
 - 100BASE-TX, Full-Duplex.
 - 100BASE-TX, Half-Duplex.
 - 10BASE-T, Full-Duplex.
 - 10BASE-T, Half-Duplex.
- Allow auto-negotiation/parallel-detection.

When the network link is forced to a specific configuration, the LXT971A immediately begins operating the network interface as commanded. When auto-negotiation is enabled, the LXT971A begins the auto-negotiation/parallel-detection operation.



Figure 7. Initialization Sequence



3.4.3 Reduced Power Modes

The LXT971A offers two power-down modes and a sleep mode.

3.4.3.1 Hardware Power Down

The hardware power-down mode is controlled by the PWRDWN pin. When PWRDWN is High, the following conditions are true:

- The LXT971A network port and clock are shut down.
- All outputs are three-stated.
- All weak pad pull-up and pull-down resistors are disabled.
- The MDIO registers are not accessible.

Revision #: 002 Rev. Date: August 7, 2002

LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver



3.4.3.2 Software Power Down

Software power-down control is provided by Register bit 0.11 in the Control Register (refer to Table 43 on page 74). During soft power-down, the following conditions are true:

- The network port is shut down.
- The MDIO registers remain accessible.

3.4.3.3 Sleep Mode

The LXT971A supports a power-saving sleep mode. Sleep mode is enabled when SLEEP is asserted via pin 32(LQFP)/H7(PBGA). The value of pin 32/H7 can be overridden by Register bit 16.6 when in managed mode as shown in Table 4 on page 18. The LXT971A enters into sleep mode when SLEEP is enabled and no energy is detected on the twisted-pair input for 1-3 seconds (the time is controlled by Register bits 16.4:3 in the Configuration Register, with a default of 3.04 seconds).

During this mode, the LXT971A still responds to management transactions (MDC/MDIO). In this mode the power consumption is minimized, and the supply current is reduced below the maximum value given in Table 18 on page 56. If the LXT971A detects activity on the twisted-pair inputs, it comes out of the sleep state and check for link. If no link is detected in 1-3 seconds (programmable) it reverts back to the low power sleep state.

Note: Sleep Mode is not functional in fiber network applications.

3.4.4 Reset

The LXT971A provides both hardware and software resets. Configuration control of autonegotiation, speed, and duplex mode selection is handled differently for each. During a hardware reset, auto-negotiation and speed configuration settings are read in from pins (refer to Table 9 on page 30 for pin settings and to Table 43 on page 74 for register bit definitions).

During a software reset (0.15 = 1), these bit settings are not re-read from the pins. They revert back to the values that were read in during the last hardware reset. Therefore, any changes to pin values made since the last hardware reset is not detected during a software reset.

During a hardware reset, register information is unavailable for 1 ms after de-assertion of the reset. During a software reset (0.15 = 1) the registers are available for reading. The reset bit should be polled to see when the part has completed reset (0.15 = 0).



3.4.5 Hardware Configuration Settings

The LXT971A provides a hardware option to set the initial device configuration. The hardware option uses the three LED driver pins. This provides three control bits, as listed in Table 9. The LED drivers can operate as either open-drain or open-source circuits as shown in Figure 8.

Figure 8. Hardware Configuration Settings




Table 9. Hardware Configuration Settings

Do	Desired Mode			LED/CFGn			Resulting Register Bit Values							
Desired Mode			Pin Settings ¹			Control Register			AN Advertisement Registers					
Auto- Neg	Speed (Mbps)	Duplex	1	2	3	Auto- Neg 0.12	Speed 0.13	FD 0.8	100FD 4.8	100TX 4.7	10FD 4.6	10T 4.5		
	10	Half	Low	Low	Low		0	0	N/A Auto-Negotiation Adver- tisement			•		
Disabled	10	Full	Low	Low	High	0		1						
Disabled	100	Half	Low	High	Low		1	0				er-		
		Full	Low	High	High			1						
	100	Half	High	Low	Low	1	1	0	0	1	0	0		
	Only	Full	High	Low	High			1	1	1	0	0		
Enabled	10/100	Half Only	High	High	Low			0	0	1	0	1		
		Full or Half	High	High	High			1	1	1	1	1		
1. Refer t	Refer to Table 7 on page 19 for LED/CFG pin assignments.													

30 Datasheet

Document #: 249414 Revision #: 002 Rev. Date: August 7, 2002



3.5 Establishing Link

See Figure 9 for an overview of link establishment.

3.5.1 Auto-Negotiation

If not configured for forced operation, the LXT971A attempts to auto-negotiate with its link partner by sending Fast Link Pulse (FLP) bursts. Each burst consists of up to 33 link pulses spaced 62.5 µs apart. Odd link pulses (clock pulses) are always present. Even link pulses (data pulses) may be present or absent to indicate a "1" or a "0". Each FLP burst exchanges 16 bits of data, which are referred to as a "link code word". All devices that support auto-negotiation must implement the "Base Page" defined by IEEE 802.3 (registers 4 and 5). LXT971A also supports the optional "Next Page" function as described in Tables 50 and 51 on page 80 (registers 7 and 8).

3.5.1.1 Base Page Exchange

By exchanging Base Pages, the LXT971A and its link partner communicate their capabilities to each other. Both sides must receive at least three identical base pages for negotiation to continue. Each side identifies the highest common capabilities that both sides support and configures itself accordingly.

3.5.1.2 Next Page Exchange

Additional information, above that required by base page exchange is also sent via "Next Pages". The LXT971A fully supports the IEEE 802.3ab method of negotiation via Next Page exchange.

3.5.1.3 Controlling Auto-Negotiation

When auto-negotiation is controlled by software, the following steps are recommended:

- After power-up, power-down, or reset, the power-down recovery time, as specified in Table 40 on page 70, must be exhausted before proceeding.
- Set the Auto-Negotiation Advertisement Register bits.
- Enable auto-negotiation (set MDIO Register bit 0.12 = 1).

3.5.2 Parallel Detection

For the parallel detection feature of auto-negotiation, the LXT971A also monitors for 10BASE-T Normal Link Pulses (NLP) and 100BASE-TX Idle symbols. If either is detected, the device automatically reverts to the corresponding operating mode. Parallel detection allows the LXT971A to communicate with devices that do not support auto-negotiation.






Figure 9. Link Establishment Overview

3.6 MII Operation

The LXT971A device implements the Media Independent Interface (MII) as defined in the IEEE 802.3 standard. Separate channels are provided for transmitting data from the MAC to the LXT971A (TXD), and for passing data received from the line (RXD) to the MAC. Each channel has its own clock, data bus, and control signals. Nine signals are used to pass received data to the MAC: RXD<3:0>, RX_CLK, RX_DV, RX_ER, COL, and CRS. Seven signals are used to transmit data from the MAC: TXD<3:0>, TX_CLK, TX_EN, and TX_ER.

The LXT971A supplies both clock signals as well as separate outputs for carrier sense and collision. Data transmission across the MII is normally implemented in 4-bit-wide nibbles.

3.6.1 MII Clocks

The LXT971A is the master clock source for data transmission and supplies both MII clocks (RX_CLK and TX_CLK). It automatically sets the clock speeds to match link conditions. When the link is operating at 100 Mbps, the clocks are set to 25 MHz. When the link is operating at 10 Mbps, the clocks are set to 2.5 MHz. Figures 10 through 12 show the clock cycles for each mode. The transmit data and control signals must always be synchronized to TX_CLK by the MAC. The LXT971A samples these signals on the rising edge of TX_CLK.

LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver



3.6.2 Transmit Enable

The MAC must assert TX_EN the same time as the first nibble of preamble, and de-assert TX_EN after the last bit of the packet.

3.6.3 Receive Data Valid

The LXT971A asserts RX_DV when it receives a valid packet. Timing changes depend on line operating speed:

- For 100BASE-TX links, RX_DV is asserted from the first nibble of preamble to the last nibble of the data packet.
- For 10BT links, the entire preamble is truncated. RX_DV is asserted with the first nibble of the Start of Frame Delimiter (SFD) "5D" and remains asserted until the end of the packet.

3.6.4 Carrier Sense

Carrier Sense (CRS) is an asynchronous output. It is always generated when a packet is received from the line and in half-duplex mode when a packet is transmitted. Table 10 summarizes the conditions for assertion of carrier sense, collision, and data loopback signals.

Carrier sense is not generated when a packet is transmitted and in full-duplex mode.

3.6.5 Error Signals

When LXT971A is in 100 Mbps mode and receives an invalid symbol from the network, it asserts RX ER and drives "1110" on the RXD pins.

When the MAC asserts TX ER, the LXT971A drives "H" symbols out on the TPFOP/N pins.

3.6.6 Collision

The LXT971A asserts its collision signal, asynchronously to any clock, whenever the line state is half-duplex and the transmitter and receiver are active at the same time. Table 10 summarizes the conditions for assertion of carrier sense, collision, and data loopback signals.



Figure 10. 10BASE-T Clocking




Figure 11. 100BASE-X Clocking





Figure 12. Link Down Clock Transition



3.6.7 Loopback

The LXT971A provides two loopback functions, operational and test (see Table 10). Loopback paths are shown in Figure 13.



3.6.7.1 Operational Loopback

Operational loopback is provided for 10 Mbps half-duplex links when Register bit 16.8 = 0. Data transmitted by the MAC (TXData) is looped back on the receive side of the MII (RXData). Operational loopback is not provided for 100 Mbps links, full-duplex links, or when 16.8 = 1.

3.6.7.2 Test Loopback

A test loopback function is provided for diagnostic testing of the LXT971A. During test loopback, twisted-pair and fiber interfaces are disabled. Data transmitted by the MAC is internally looped back by the LXT971A and returned to the MAC.

Test loopback is available for both 100BASE-TX and 10BASE-T operation, and is enabled by setting the following register bits:

- Register bit 0.14 = 1
- Register bit 0.8 = 1 (full-duplex)
- Register bit 0.12 = 0 (disable auto-negotiation).

Test loopback is also available for 100BASE-FX operation. Test loopback in this mode is enabled by setting Register bit 0.14 = 1 and tying the SD input to an LVPECL logic High value (2.4 V).

Figure 13. Loopback Paths






Table 10. Carrier Sense, Loopback, and Collision Conditions

Speed	Duplex Condition	Carrier Sense	Test ¹ Loopback	Operational Loopback	Collision					
100 Mbps	Full-Duplex	Receive Only	Yes	No	None					
100 Mbps	Half-Duplex	Transmit or Receive	No	No	Transmit and Receive					
	Full-Duplex	Receive Only	Yes	No	None					
10 Mbps	Half-Duplex, Register bit 16.8 = 0	Transmit or Receive	Yes	Yes	Transmit and Receive					
	Half-Duplex, Register bit 16.8 = 1	Transmit or Receive	No	No	Transmit and Receive					
1. Test Loc	1. Test Loopback is enabled when 0.14 = 1									

3.7 100 Mbps Operation

3.7.1 100BASE-X Network Operations

During 100BASE-X operation, the LXT971A transmits and receives 5-bit symbols across the network link. Figure 14 shows the structure of a standard frame packet. When the MAC is not actively transmitting data, the LXT971A sends out Idle symbols on the line.

In 100BASE-TX mode, the LXT971A scrambles and transmits the data to the network using MLT-3 line code (Figure 15 on page 37). MLT-3 signals received from the network are de-scrambled, decoded, and sent across the MII to the MAC.

In 100BASE-FX mode, the LXT971A transmits and receives NRZI signals across the LVPECL interface. An external 100FX transceiver module is required to complete the fiber connection. To enable 100BASE-FX operation, auto-negotiation must be disabled and FX selected.

Figure 14. 100BASE-X Frame Format







Figure 15. 100BASE-TX Data Path



As shown in Figure 14 on page 36, the MAC starts each transmission with a preamble pattern. As soon as the LXT971A detects the start of preamble, it transmits a Start-of-Stream Delimiter (SSD, symbols J and K) to the network. It then encodes and transmits the rest of the packet, including the balance of the preamble, the SFD, packet data, and CRC.

Once the packet ends, the LXT971A transmits the End-of- Stream Delimiter (ESD, symbols T and R) and then returns to transmitting Idle symbols. 4B/5B coding is shown in Table 11 on page 40.

Figure 16 shows normal reception with no errors. When the LXT971A receives invalid symbols from the line, it asserts RX_ER as shown in Figure 17.

Figure 16. 100BASE-TX Reception with No Errors





Figure 17. 100BASE-TX Reception with Invalid Symbol





3.7.2 Collision Indication

Figure 18 shows normal transmission. Upon detection of a collision, the COL output is asserted and remains asserted for the duration of the collision as shown in Figure 19.

Figure 18. 100BASE-TX Transmission with No Errors





Figure 19. 100BASE-TX Transmission with Collision



3.7.3 100BASE-X Protocol Sublayer Operations

With respect to the 7-layer communications model, the LXT971A is a Physical Layer 1 (PHY) device. The LXT971A implements the Physical Coding Sublayer (PCS), Physical Medium Attachment (PMA), and Physical Medium Dependent (PMD) sublayers of the reference model defined by the IEEE 802.3u standard. The following paragraphs discuss LXT971A operation from the reference model point of view.

3.7.3.1 PCS Sublayer

The Physical Coding Sublayer (PCS) provides the MII interface, as well as the 4B/5B encoding/decoding function.

For 100BASE-TX and 100FX operation, the PCS layer provides IDLE symbols to the PMD-layer line driver as long as TX EN is de-asserted.

3.7.3.1.1 Preamble Handling

When the MAC asserts TX_EN, the PCS substitutes a /J/K symbol pair, also known as the Start-of-Stream Delimiter (SSD), for the first two nibbles received across the MII. The PCS layer continues to encode the remaining MII data, following the coding in Table 11, until TX_EN is de-asserted. It then returns to supplying IDLE symbols to the line driver.



In the receive direction, the PCS layer performs the opposite function, substituting two preamble nibbles for the SSD.

3.7.3.1.2 Dribble Bits

The LXT971A handles dribbles bits in all modes. If one to four dribble bits are received, the nibble is passed across the MII, and padded with ones if necessary. If five to seven dribble bits are received, the second nibble is not sent to the MII bus.

Figure 20. Protocol Sublayers






Table 11. 4B/5B Coding

Code Type	4B Code 3 2 1 0	Name	5B Code 4 3 2 1 0	Interpretation
	0000	0	11110	Data 0
	0001	1	01001	Data 1
	0010	2	10100	Data 2
	0 0 1 1	3	10101	Data 3
	0 1 0 0	4	01010	Data 4
	0 1 0 1	5	01011	Data 5
	0110	6	01110	Data 6
DATA	0111	7	01111	Data 7
DAIA	1000	8	10010	Data 8
	1001	9	10011	Data 9
	1010	Α	10110	Data A
	1011	В	10111	Data B
	1100	С	11010	Data C
	1101	D	11011	Data D
	1110	E	11100	Data E
	1111	F	11101	Data F
IDLE	undefined	I ¹	1 1 1 11	Used as inter-stream fill code
	0 1 0 1	J ²	11000	Start-of-Stream Delimiter (SSD), part 1 of 2
CONTROL	0101	K ²	10001	Start-of-Stream Delimiter (SSD), part 2 of 2
CONTROL	undefined	Т3	01101	End-of-Stream Delimiter (ESD), part 1 of 2
	undefined	R ³	00111	End-of-Stream Delimiter (ESD), part 2 of 2

Document #: 249414 Revision #: 002 Rev. Date: August 7, 2002

^{1.} The /I/ (Idle) code group is sent continuously between frames.
2. The /J/ and /K/ (SSD) code groups are always sent in pairs; /K/ follows /J/.
3. The /T/ and /R/ (ESD) code groups are always sent in pairs; /R/ follows /T/.

^{4.} An /H/ (Error) code group is used to signal an error condition.



Table 11. 4B/5B Coding (Continued)

Code Type	4B Code 3 2 1 0	Name	5B Code 4 3 2 1 0	Interpretation
	undefined	H ⁴	00100	Transmit Error. Used to force signaling errors
	undefined	Invalid	00000	Invalid
	undefined	Invalid	00001	Invalid
	undefined	Invalid	00010	Invalid
	undefined	Invalid	00011	Invalid
INVALID	undefined	Invalid	00101	Invalid
	undefined	Invalid	00110	Invalid
	undefined	Invalid	01000	Invalid
	undefined	Invalid	01100	Invalid
	undefined	Invalid	10000	Invalid
	undefined	Invalid	11001	Invalid

- 1. The /l/ (Idle) code group is sent continuously between frames.
- 2. The /J/ and /K/ (SSD) code groups are always sent in pairs; /K/ follows /J/.
- 3. The /T/ and /R/ (ESD) code groups are always sent in pairs; /R/ follows /T/.
- 4. An /H/ (Error) code group is used to signal an error condition.

3.7.3.2 PMA Sublayer

3.7.3.2.1 Link

In 100 Mbps mode, the LXT971A establishes a link whenever the scrambler becomes locked and remains locked for approximately 50 ms. Whenever the scrambler loses lock (receiving less than 12 consecutive idle symbols during a 2 ms window), the link is taken down. This provides a very robust link, essentially filtering out any small noise hits that may otherwise disrupt the link. Furthermore, 100 Mbps idle patterns will not bring up a 10 Mbps link.

The LXT971A reports link failure via the MII status bits (Register bits 1.2 and 17.10) and interrupt functions. Link failure causes the LXT971A to re-negotiate if auto-negotiation is enabled.

3.7.3.2.2 Link Failure Override

The LXT971A normally transmits data packets only if it detects the link is up. Setting Register bit 16.14 = 1 overrides this function, allowing the LXT971A to transmit data packets even when the link is down. This feature is provided as a diagnostic tool. Note that auto-negotiation must be disabled to transmit data packets in the absence of link. If auto-negotiation is enabled, the LXT971A automatically transmits FLP bursts if the link is down.

3.7.3.2.3 Carrier Sense

For 100BASE-TX and 100FX links, a start-of-stream delimiter (SSD) or /J/K symbol pair causes assertion of carrier sense (CRS). An end-of-stream delimiter (ESD) or /T/R symbol pair causes deassertion of CRS. The PMA layer also de-asserts CRS if IDLE symbols are received without /T/R; however, in this case RX_ER is asserted for one clock cycle when CRS is de-asserted.

Usage of CRS for Interframe Gap (IFG) timing is *not* recommended for the following reasons:

LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver



- De-assertion time for CRS is slightly longer than assertion time. This causes IFG intervals to appear somewhat shorter to the MAC than it actually is on the wire.
- CRS de-assertion is not aligned with TX_EN de-assertion on transmit loopbacks in half-duplex mode.

3.7.3.2.4 Receive Data Valid

The LXT971A asserts RX_DV to indicate that the received data maps to valid symbols. However, RXD outputs zeros until the received data is decoded and available for transfer to the controller.

3.7.3.3 Twisted-Pair PMD Sublayer

The twisted-pair Physical Medium Dependent (PMD) layer provides the signal scrambling and descrambling, line coding and decoding (MLT-3 for 100BASE-TX, Manchester for 10BASE-T), as well as receiving, polarity correction, and baseline wander correction functions.

Scrambler/De-scrambler

The purpose of the scrambler is to spread the signal power spectrum and further reduce EMI using an 11-bit, data-independent polynomial. The receiver automatically decodes the polynomial whenever IDLE symbols are received.

Scrambler Seeding

Once the transmit data (or Idle symbols) are properly encoded, they are scrambled to further reduce EMI and to spread the power spectrum using an 11-bit scrambler seed. Five seed bits are determined by the PHY address, and the remaining bits are hard coded in the design.

Scrambler Bypass

The scrambler/de-scrambler can be bypassed by setting Register bit 16.12 = 1. The scrambler is automatically bypassed when the fiber port is enabled. Scrambler bypass is provided for diagnostic and test support.

3.7.3.3.1 Baseline Wander Correction

The LXT971A provides a baseline wander correction function which makes the device robust under all network operating conditions. The MLT3 coding scheme used in 100BASE-TX is by definition "unbalanced". This means that the average value of the signal voltage can "wander" significantly over short time intervals (tenths of seconds). This wander can cause receiver errors at long-line lengths (100 meters) in less robust designs. Exact characteristics of the wander are completely data dependent.

The LXT971A baseline wander correction characteristics allow the device to recover error-free data while receiving worst-case "killer" packets over all cable lengths.

3.7.3.3.2 Polarity Correction

The 100BASE-TX de-scrambler automatically detects and corrects for the condition where the receive signal at TPFIP and TPFIN is inverted.



3.7.3.3.3 Programmable Slew Rate Control

The LXT971A device supports a slew rate mechanism whereby one of four pre-selected slew rates can be used. This allows the designer to optimize the output waveform to match the characteristics of the magnetics. The slew rate is determined by the TxSLEW pins as shown in Table 4 on page 18.

3.7.3.4 Fiber PMD Sublayer

The LXT971A provides a Low Voltage PECL interface for connection to an external 3.3 V or 5.0 V fiber-optic transceiver. (The external transceiver provides the PMD function for fiber media.) The LXT971A uses an NRZI format for the fiber interface. The fiber interface operates at 100 Mbps and does not support 10FL applications.

3.8 10 Mbps Operation

The LXT971A operates as a standard 10BASE-T transceiver. The LXT971A supports all the standard 10 Mbps functions. During 10BASE-T operation, the LXT971A transmits and receives Manchester-encoded data across the network link. When the MAC is not actively transmitting data, the LXT971A drives link pulses onto the line.

In 10BASE-T mode, the polynomial scrambler/de-scrambler is inactive. Manchester-encoded signals received from the network are decoded by the LXT971A and sent across the MII to the MAC.

The LXT971A does not support fiber connections at 10 Mbps.

3.8.1 10BASE-T Preamble Handling

The LXT971A offers two options for preamble handling, selected by Register bit 16.5. In 10BASE-T Mode when 16.5 = 0, the LXT971A strips the entire preamble off of received packets. CRS is asserted coincident with SFD. RX_DV is held Low for the duration of the preamble. When RX_DV is asserted, the very first two nibbles driven by the LXT971A are the SFD "5D" hex followed by the body of the packet.

In 10BASE-T mode with 16.5 = 1, the LXT971A passes the preamble through the MII and asserts RX_DV and CRS simultaneously. In 10BASE-T loopback, the LXT971A loops back whatever the MAC transmits to it, including the preamble.

3.8.2 10BASE-T Carrier Sense

For 10BASE-T links, CRS assertion is based on reception of valid preamble, and de-assertion on reception of an end-of-frame (EOF) marker. Register bit 16.7 allows CRS de-assertion to be synchronized with RX_DV de-assertion. Refer to Table 52 on page 81.

3.8.3 10BASE-T Dribble Bits

The LXT971A device handles dribbles bits in all modes. If one to four dribble bits are received, the nibble is passed across the MII, padded with ones if necessary. If five to seven dribble bits are received, the second nibble is not sent to the MII bus.



3.8.4 10BASE-T Link Integrity Test

In 10BASE-T mode, the LXT971A always transmits link pulses. When the Link Integrity Test function is enabled (the normal configuration), it monitors the connection for link pulses. Once link pulses are detected, data transmission is enabled and remains enabled as long as either the link pulses or data transmission continue. If the link pulses stop, the data transmission is disabled.

If the Link Integrity Test function is disabled, the LXT971A transmits to the connection regardless of detected link pulses. The Link Integrity Test function can be disabled by setting Register bit 16.14 = 1.

3.8.4.1 Link Failure

Link failure occurs if the Link Integrity Test is enabled and link pulses or packets stop being received. If this condition occurs, the LXT971A returns to the auto-negotiation phase if autonegotiation is enabled. If the Link Integrity Test function is disabled by setting Register bit 16.14 = 1 in the Configuration Register, the LXT971A transmits packets, regardless of link status.

3.8.5 10BASE-T SQE (Heartbeat)

By default, the Signal Quality Error (SQE) or heartbeat function is disabled on the LXT971A. To enable this function, set Register bit 16.9 = 1. When this function is enabled, the LXT971A asserts its COL output for 5-15 BT after each packet. See Figure 35 on page 67 for SQE timing parameters.

3.8.6 10BASE-T Jabber

If a transmission exceeds the jabber timer, the LXT971A disables the transmit and loopback functions. See Figure 34 on page 67 for jabber timing parameters.

The LXT971A automatically exits jabber mode after the unjabber time has expired. This function can be disabled by setting Register bit 16.10 = 1.

3.8.7 10BASE-T Polarity Correction

The LXT971A automatically detects and corrects for the condition where the receive signal (TPFIP/N) is inverted. Reversed polarity is detected if eight inverted link pulses, or four inverted end-of-frame (EOF) markers, are received consecutively. If link pulses or data are not received by the maximum receive time-out period (96-128 ms), the polarity state is reset to a non-inverted state.

3.9 Monitoring Operations

3.9.1 Monitoring Auto-Negotiation

Auto-negotiation can be monitored as follows:

- Register bit 17.7 is set to 1 once the auto-negotiation process is completed.
- Register bits 1.2 and 17.10 are set to 1 once the link is established.

LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver



• Register bits 17.14 and 17.9 can be used to determine the link operating conditions (speed and duplex).

3.9.1.1 Monitoring Next Page Exchange

The LXT971A offers an Alternate Next Page mode to simplify the next page exchange process. Normally, Register bit 6.1 (Page Received) remains set until read. When Alternate Next Page mode is enabled Register bit 6.1 is automatically cleared whenever a new negotiation process takes place. This prevents the user from reading an old value in 6.1 and assuming that Registers 5 and 8 (Partner Ability) contain valid information. Additionally, the LXT971A uses Register bit 6.5 to indicate when the current received page is the base page. This information is useful for recognizing when next pages must be resent due to a new negotiation process starting. Register bits 6.1 and 6.5 are cleared when read.

3.9.2 LED Functions

The LXT971A incorporates three direct LED drivers. On power up all the drivers are asserted for approximately 1 second after reset de-asserts. Each LED driver can be programmed using the LED Configuration Register (refer to Table 56 on page 85) to indicate one of the following conditions:

- · Operating Speed
- Transmit Activity
- · Receive Activity
- Collision Condition
- Link Status
- · Duplex Mode

The LED drivers can also be programmed to display various combined status conditions. For example, setting Register bits 20.15:12 = 1101 produces the following combination of Link and Activity indications:

- If Link is down LED is off.
- If Link is up LED is on.
- If Link is up and activity is detected, the LED blinks at the stretch interval selected by Register bits 20.3:2 and continues to blink as long as activity is present.

The LED driver pins also provide initial configuration settings. The LED pins are sensitive to polarity and automatically pull up or pull down to configure for either open drain or open collector circuits (10 mA Max current rating) as required by the hardware configuration. Refer to the discussion of "Hardware Configuration Settings" on page 30 for details.

3.9.2.1 LED Pulse Stretching


The LED Configuration Register also provides optional LED pulse stretching to 30, 60, or 100 ms. The pulse stretch time is further extended if the event occurs again during this pulse stretch period.

When an event such as receiving a packet occurs it is edge detected and it starts the stretch timer. The LED driver remains asserted until the stretch timer expires. If another event occurs before the stretch timer expires then the stretch timer is reset and the stretch time is extended.



When a long event (such as duplex status) occurs it is edge detected and it starts the stretch timer. When the stretch timer expires the edge detector is reset so that a long event causes another pulse to be generated from the edge detector which resets the stretch timer and causes the LED driver to remain asserted. Figure 21 shows how the stretch operation functions.

Figure 21. LED Pulse Stretching



3.10 Boundary Scan (JTAG1149.1) Functions

LXT971A includes a IEEE 1149.1 boundary scan test port for board level testing. All digital input, output, and input/output pins are accessible. The BSDL file is available by contacting your local sales office or by accessing the Intel website (www.intel.com).

3.10.1 Boundary Scan Interface

This interface consists of five pins (TMS, TDI, TDO, \overline{TRST} , and TCK). It includes a state machine, data register array, and instruction register. The TMS and TDI pins are internally pulled up. TCK is internally pulled down. TDO does not have an internal pull-up or pull-down.

3.10.2 State Machine

The TAP controller is a 16 state machine driven by the TCK and TMS pins. Upon reset the TEST_LOGIC_RESET state is entered. The state machine is also reset when TMS and TDI are high for five TCK periods.

3.10.3 Instruction Register

After the state machine resets, the IDCODE instruction is always invoked. The decode logic ensures the correct data flow to the Data registers according to the current instruction. Valid instructions are listed in Table 13.

3.10.4 Boundary Scan Register (BSR)

Each Boundary Scan Register (BSR) cell has two stages. A flip-flop and a latch are used for the serial shift stage and the parallel output stage. There are four modes of operation as listed in Table 12.



Table 12. BSR Mode of Operation

Mode	Description					
1	Capture					
2	Shift					
3	Update					
4	System Function					

Table 13. Supported JTAG Instructions

Name	Code	Description	Mode	Data Register
EXTEST	1111 1111 1110 1000	External Test	Test	BSR
IDCODE	1111 1111 1111 1110	ID Code Inspection	Normal	ID REG
SAMPLE	1111 1111 1111 1000	Sample Boundary	Normal	BSR
HIGHZ	1111 1111 1100 1111	Force Float	Normal	Bypass
CLAMP	1111 1111 1110 1111	Control Boundary to 1/0	Test	Bypass
BYPASS	1111 1111 1111 1111	Bypass Scan	Normal	Bypass

Table 14. Device ID Register

31:28	27:12	11:8	7:1	0
Version ²	Part ID (hex)	Jedec Continuation Characters	JEDEC ID ¹	Reserved
XXXX	03CB	0000	111 1110	1

^{1.} The JEDEC IS is an 8-bit identifier. The MSB is for parity and is ignored. Intel's JEDEC ID is FE (1111 1110), which becomes 111 1110.

See the LXT971A/972A Specification Update (document number 249354) for the current version of the Jedec continuation characters.



4.0 Application Information

4.1 Magnetics Information

The LXT971A requires a 1:1 ratio for both the receive and transmit transformers. The transformer isolation voltage should be rated at 2 kV to protect the circuitry from static voltages across the connectors and cables. Refer to Table 15 for transformer requirements.

A cross-reference list of magnetic manufacturers and part numbers is available in Magnetic Manufacturers for Networking Product Applications (document number 248991) and is found on the Intel web site (www.Intel.com). Before committing to a specific component, contact the manufacturer for current product specifications and validate the magnetics for the specific application.

Table 15. Magnetics Requirements

Parameter	Min	Nom	Max	Units	Test Condition
Rx turns ratio	_	1:1	_	_	-
Tx turns ratio	_	1:1	_	_	-
Insertion loss	0.0	0.6	1.1	dB	-
Primary inductance	350	_	_	μН	-
Transformer isolation	_	1.5	_	kV	-
Differential to common mode rejection	40	_	_	dB	.1 to 60 MHz
Differential to common mode rejection	35	_	_	dB	60 to 100 MHz
Return Loss	-16	_	_	dB	30 MHz
Neturi Loss	-10	_	_	dB	80 MHz

4.2 Typical Twisted-Pair Interface

Table 16 provides a comparison of the RJ-45 connections for NIC and Switch applications in a typical twisted-pair interface setting.

Table 16. I/O Pin Comparison of NIC and Switch RJ-45 Setups

Symbol	RJ-45				
Symbol	Switch	NIC			
TPIP	1	3			
TPIN	2	6			
TPOP	3	1			
TPON	6	2			

Figure 22 on page 49 shows a typical twisted-pair interface with the RJ-45 connections crossed over for a Switch configuration. Figure 23 on page 50 provides a typical twisted-pair interface with the RJ-45 connections configured for a NIC application.




270 pF 5% **TPFIP** 50Ω 1% 1 To Twisted-Pair Network 0.01 μF \Box -(2) $50\Omega~1\%$ 3 **TPFIN** 270 pF 5% TPFOP 50 Ω VVV -(5) LXT971A 6 7 50 Ω -® **TPFON** = 0.001 μF / 2.0 kV VCCA .01μF 0.1μF GND SD/TP

Figure 22. Typical Twisted-Pair Interface - Switch

- 1. Center-tap current may be supplied from 3.3 V VCCA as shown. Additional power savings may be realized by supplying the center-tap from a 2.5 V current source. A separate ferrite bead (rated at 50 mA) should be used to supply center-tap current.
 The 100 Ω transmit load termination resistor typically required is integrated in the
- 3. Magnetics without a receive pair center-tap do not require a 2 kV termination.
- 4. RJ-45 connections shown are for a standard switch application. For a standard NIC RJ-45 setup, see Figure 23 on page 50.




Figure 23. Typical Twisted-Pair Interface - NIC



- 1. Center-tap current may be supplied from 3.3 V VCCA as shown. Additional power savings may be realized by supplying the center-tap from a 2.5 V current source. A separate ferrite bead (rated at 50 mA) should be used to supply center-tap current.
- 2. The 100 Ω transmit load termination resistor typically required is integrated in the LXT971A. 3. Magnetics without a receive pair center-tap do not require a 2 kV termination.
- 4. RJ-45 connections shown for standard NIC. TX/RX crossover may be required for repeater and switch applications.



Figure 24. Typical MII Interface





4.3 The Fiber Interface

The fiber interface consists of an LVPECL transmit and receive pair to an external fiber-optic transceiver. Both 3.3 V fiber-optic transceivers and 5 V fiber-optic transceivers can be used with the LXT971A.

The following should occur in 3.3 V fiber transceiver applications as shown in Figure 25:

- The transmit pair should be DC-coupled with the 50 $\Omega/16 \Omega$ pull-up combination
- The receive pair should be DC-coupled with an emitter current path for the fiber transceiver
- The signal detect pin should be DC-coupled with an emitter current path for the fiber transceiver

Refer to the fiber transceiver manufacturer's recommendations for termination circuitry. Figure 25 shows a typical example of an LXT971A-to-3.3 V fiber transceiver interface.

The following occurs in 5 V fiber transceiver applications as shown in Figure 26:

- The transmit pair should be AC-coupled and re-biased to 5 V PECL input levels
- The receive pair should be AC-coupled with an emitter current path for the fiber transceiver and re-biased to 3.3 V LVPECL input levels.

The signal detect pin on a 5 V fiber transceiver interface should use the logic translator circuitry as shown in Figure 27. Refer to the fiber transceiver manufacturer's recommendations for termination circuitry. Figure 26 shows a typical example of an LXT971A-to-5 V fiber transceiver interface, while Figure 27 shows the interface circuitry for the logic translator.






Figure 25. Typical LXT971A-to-3.3 V Fiber Transceiver Interface Circuitry






Figure 26. Typical LXT971A-to-5 V Fiber Transceiver Interface Circuitry






Figure 27. ON Semiconductor Triple PECL-to-LVPECL Translator



5.0 Test Specifications

Note: Table 17 through Table 40 and Figure 28 through Figure 41 represent the performance specifications of the LXT971A. These specifications are guaranteed by test except where noted "by design." Minimum and maximum values listed in Table 19 through Table 40 apply over the recommended operating conditions specified in Table 18.

5.1 Electrical Parameters

Table 17. Absolute Maximum Ratings

Parameter		Sym	Min	Max	Units
Supply voltage		Vcc	-0.3	4.0	V
Operating temperature	LXT971A_C (Commercial)	Тора	-15	+85	°C
Operating temperature	LXT971A_E (Extended)	Тора	-55	+100	°C
Storage temperature		Tst	-65	+150	°C

Caution: Exceeding these values may cause permanent damage.

Functional operation under these conditions is not implied.

Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 18. Operating Conditions

Parameter		Sym	Min	Typ ¹	Max	Units
Recommended operating	LXT971A_C (Commercial)	Тора	0	-	70	°C
temperature	LXT971A_C (Commercial) LXT971A_E (Extended) Analog & Digital Vcca, Vccd I/O Vccio 100BASE-TX Icc 100BASE-TX Icc 100BASE-FX Icc Sleep Mode Icc Hard Power Down Icc Soft Power Down Icc	-40	-	85	°C	
Recommended supply voltage ²	Analog & Digital Vcca, Vccd 3.14		3.14	3.3	3.45	V
Trecommended supply voltage	I/O	Vccio	2.35	_	3.45	V
	100BASE-TX	Icc	_	92	110	mA
	10BASE-T	Icc	_	66	82	mA
	100BASE-FX	Icc	_	72	95	mA
Vcc current	Sleep Mode	Icc	_	40	45	mA
	Hard Power Down	Icc	_	_	1	mA
	Soft Power Down	Icc	_	51	_	mA
	Auto-Negotiation	Icc	-	90	110	mA

^{1.} Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.

^{2.} Voltages with respect to ground unless otherwise specified.



Table 19. Digital I/O Characteristics²

Parameter	Symbol	Min	Typ ¹	Max	Units	Test Conditions
Input Low voltage	VIL	_	_	0.8	V	-
Input High voltage	ViH	2.0	_	_	V	-
Input current	lı	-10	_	10	μА	0.0 < VI < VCC
Output Low voltage	Vol	_	_	0.4	V	IoL = 4 mA
Output High voltage	Voн	2.4	_	_	V	Iон = -4 mA

Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.

Table 20. Digital I/O Characteristics - MII Pins

Parameter	Symbol	Min	Typ ¹	Max	Units	Test Conditions
Input Low voltage	VIL	-	-	0.8	V	-
Input High voltage	ViH	2.0	-	_	V	-
Input current	lı	-10	-	10	μА	0.0 < VI < VCCIO
Output Low voltage	Vol	-	-	0.4	V	IoL = 4 mA
Output High voltage	Voн	2.2	-	_	V	IOH = -4 mA, VCCIO = 3.3V
Output High voltage	Voн	2.0	-	_	V	IOH = -4 mA, VCCIO = 2.5V
Driver output resistance (Line driver output enabled)	Ro ²	-	100	_	W	VCCIO = 2.5V
	Ro ²	_	100	-	W	VCCIO = 3.3V

^{1.} Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.

Table 21. I/O Characteristics - REFCLK/XI and XO Pins

Parameter	Symbol	Min	Typ ¹	Max	Units	Test Conditions
Input Low Voltage	VIL	-	-	0.8	V	_
Input High Voltage	VIH	2.0	-	_	V	_
Input Clock Frequency Tolerance ²	Δf	_	_	±100	ppm	-
Input Clock Duty Cycle ²	Tdc	35	_	65	%	-
Input Capacitance	Cin	-	3.0	_	pF	_

Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.

Applies to all pins except MII, LED, XI/XO, and SD/TP pins. Refer to Table 20 for MII I/O Characteristics, Table 21 for XI/XO and Table 22 for LED Characteristics.

^{2.} Parameter is guaranteed by design; not subject to production testing.

^{2.} Parameter is guaranteed by design; not subject to production testing.



Table 22. I/O Characteristics - LED/CFG Pins

Parameter	Symbol	Min	Тур	Max	Units	Test Conditions
Input Low Voltage	VIL	-	-	0.8	V	_
Input High Voltage	VIH	2.0	-	_	V	-
Input Current	lı	-10	-	10	μА	0 < Vı < VCCIO
Output Low Voltage	Vol	-	-	0.4	V	IoL = 10 mA
Output High Voltage	Voн	2.0	-	_	V	Iон = -10 mA

Table 23. I/O Characteristics – SD/TP Pin

Parameter	Sym	Min	Typ ¹	Max	Units	Test Conditions		
Reset and Power-Up States – FX/TP Mode Configuration								
Fiber Mode (Register bit 16.0 = 1)	V_{FX}	600	1600-2400	-	mV	_		
Twisted-Pair Mode (Register bit 16.0 = 0)	V_{TP}	-	GND	500	mV	_		
100BASE-FX Mode Norm	nal Oper	ration -	SD Input fro	om Fibe	r Transc	eiver		
Input Low Voltage	V_{IL}	1.49	1.6	1.83	V	VCCD = 3.3 V		
Input High Voltage	V_{IH}	2.14	2.4	2.42	V	VCCD = 3.3 V		
1. Typical values are for design aid only; n	ot guara	nteed a	nd not subje	ct to pro	duction te	esting.		

Table 24. 100BASE-TX Transceiver Characteristics

Parameter	Symbol	Min	Typ ¹	Max	Units	Test Conditions
Peak differential output voltage	VP	0.95	-	1.05	V	Note 2
Signal amplitude symmetry	Vss	98	_	102	%	Note 2
Signal rise/fall time	TRF	3.0	-	5.0	ns	Note 2
Rise/fall time symmetry	TRFS	_	-	0.5	ns	Note 2
Duty cycle distortion	Dcb	35	50	65	%	Offset from 16 ns pulse width at 50% of pulse peak
Overshoot/Undershoot	Vos	-	-	5	%	-
Jitter (measured differentially)	_	_	_	1.4	ns	-

^{1.} Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.
Measured at the line side of the transformer, line replaced by 100Ω(+/-1%) resistor.

Document #: 249414 Revision #: 002 Rev. Date: August 7, 2002



Table 25. 100BASE-FX Transceiver Characteristics

Symbol	Min	Typ ¹	Max	Units	Test Conditions				
Transmitter									
Vop	0.6	-	1.5	V	-				
TRF	-	-	1.9	ns	10 <> 90% 2.0 pF load				
_	ı	1	1.3	ns	_				
	Rec	eiver							
VIP	0.55	_	1.5	V	_				
VCMIR	-	-	Vcc - 0.7	V	_				
	VOP TRF - VIP	Trans Vop	Transmitter VOP 0.6 - TRF - - - - - Receiver VIP 0.55 -	Transmitter VOP 0.6 - 1.5 TRF - - 1.9 - - - 1.3 Receiver VIP 0.55 - 1.5	Transmitter VOP 0.6 - 1.5 V TRF - - 1.9 ns - - - 1.3 ns Receiver VIP 0.55 - 1.5 V				

Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.

Table 26. 10BASE-T Transceiver Characteristics

Parameter	Symbol	Min	Тур	Max	Units	Test Conditions			
Transmitter									
Peak differential output voltage	Vop	2.2	2.5	2.8	V	With transformer, line replaced by 100 Ω resistor			
Transition timing jitter added by the MAU and PLS sections	-	0	2	11	ns	After line model specified by IEEE 802.3 for 10BASE-T MAU			
		Red	eiver						
Receive Input Impedance	Zın	_	_	22	kΩ	_			
Differential Squelch Threshold	V _D s	300	420	585	mV	_			

Table 27. 10BASE-T Link Integrity Timing Characteristics

Parameter	Symbol	Min	Тур	Max	Units	Test Conditions
Time Link Loss Receive	TLL	50	_	150	ms	_
Link Pulse	TLP	2	_	7	Link Pulses	_
Link Min Receive Timer	TLR MIN	2	_	7	ms	_
Link Max Receive Timer	TLR MAX	50	_	150	ms	_
Link Transmit Period	TIt	8	_	24	ms	_
Link Pulse Width	Tlpw	60	1	150	ns	_

^{1.} Typical values are at 25 $^{\circ}$ C and are for design aid only; not guaranteed and not subject to production testing.

LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver



Table 28. LXT971A Thermal Characteristics

Parameter	LXT971ALC	LXT971ALE	LXT971ABE
Package	1 0x 10 x1.4 64 LD LQFP	10 x 10 x 1.4 64 LQFP	7 x 7 x .96 64 BGA-CSP
Theta-JA	58 C/W	56 C/W	42 C/W
Theta-JC	27 C/W	25 C/W	20 C/W
Psi - JT	3.4 C/W	3.0 C/W	-



5.2 Timing Diagrams

Figure 28. 100BASE-TX Receive Timing - 4B Mode




Table 29. 100BASE-TX Receive Timing Parameters - 4B Mode

Parameter	Sym	Min	Typ ¹	Max	Units ²	Test Conditions
RXD<3:0>, RX_DV, RX_ER setup to RX_CLK High	t1	10	_	-	ns	-
RXD<3:0>, RX_DV, RX_ER hold from RX_CLK High	t2	10	-	ı	ns	-
CRS asserted to RXD<3:0>, RX_DV	t3	3	_	5	ВТ	_
Receive start of "J" to CRS asserted	t4	12	_	16	ВТ	_
Receive start of "T" to CRS de-asserted	t5	10	_	17	ВТ	_
Receive start of "J" to COL asserted	t6	16	-	22	ВТ	-
Receive start of "T" to COL de-asserted	t7	17	-	20	ВТ	_

^{1.} Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.

BT is the duration of one bit as transferred to and from the MAC and is the reciprocal of the bit rate. 100BASE-T bit time = 10⁻⁸ s or 10 ns.



0ns 250ns **TXCLK** TX_EN TXD<3:0> **TPFO** t4 **CRS**

Figure 29. 100BASE-TX Transmit Timing - 4B Mode

Table 30. 100BASE-TX Transmit Timing Parameters - 4B Mode

Parameter	Symbol	Min	Typ ¹	Max	Units ²	Test Conditions
TXD<3:0>, TX_EN, TX_ER setup to TX_CLK High	t1	12	_	-	ns	-
TXD<3:0>, TX_EN, TX_ER hold from TX_CLK High	t2	0	_	-	ns	-
TX_EN sampled to CRS asserted	t3	20	_	24	ВТ	-
TX_EN sampled to CRS de-asserted	t4	24	_	28	ВТ	-
TX_EN sampled to TPFO out (Tx latency)	t5	5.3	1	5.7	ВТ	-
4 T : 1 1 10500 1 6			. —			

^{1.} Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production

testing.

2. BT is the duration of one bit as transferred to and from the MAC and is the reciprocal of the bit rate.

100BASE-T bit time = 10⁻⁸ s or 10 ns.






Figure 30. 100BASE-FX Receive Timing

Table 31. 100BASE-FX Receive Timing Parameters

Parameter	Sym	Min	Typ ¹	Max	Units ²	Test Conditions
RXD<3:0>, RX_DV, RX_ER setup to RX_CLK High	t1	10	_	-	ns	-
RXD<3:0>, RX_DV, RX_ER hold from RX_CLK High	t2	10	-	-	ns	-
CRS asserted to RXD<3:0>, RX_DV	t3	3	_	5	ВТ	_
Receive start of "J" to CRS asserted	t4	12	_	16	BT	-
Receive start of "T" to CRS de-asserted	t5	16	_	22	BT	-
Receive start of "J" to COL asserted	t6	10	-	15	ВТ	-
Receive start of "T" to COL de-asserted	t7	14	-	18	BT	-

Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.
 BT is the duration of one bit as transferred to and from the MAC and is the reciprocal of the bit rate. 100BASE-T bit time = 10⁻⁸ s or 10 ns.



Figure 31. 100BASE-FX Transmit Timing




Table 32. 100BASE-FX Transmit Timing Parameters

Parameter	Symbol	Min	Typ ¹	Max	Units ²	Test Conditions
TXD<3:0>, TX_EN, TX_ER setup to TX_CLK High	t1	12	_	-	ns	-
TXD<3:0>, TX_EN, TX_ER hold from TX_CLK High	t2	0	_	-	ns	-
TX_EN sampled to CRS asserted	t3	17	_	20	ВТ	_
TX_EN sampled to CRS de-asserted	t4	22	_	24	ВТ	_
TX_EN sampled to TPFO out (Tx latency)	t5	5	-	5.3	ВТ	_

^{1.} Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production

Document #: 249414 Revision #: 002 Rev. Date: August 7, 2002

testing.

2. BT is the duration of one bit as transferred to and from the MAC and is the reciprocal of the bit rate.

100BASE-T bit time = 10⁻⁸ s or 10 ns.






Figure 32. 10BASE-T Receive Timing

Table 33. 10BASE-T Receive Timing Parameters

Parameter	Sym	Min	Typ ¹	Max	Units ²	Test Conditions
RXD, RX_DV, RX_ER Setup to RX_CLK High	t1	10	_	-	ns	-
RXD, RX_DV, RX_ER Hold from RX_CLK High	t2	10	-	-	ns	-
TPFIP/N in to RXD out (Rx latency)	t3	4.2	-	6.6	ВТ	-
CRS asserted to RXD, RX_DV, RX_ER asserted	t4	5	-	32	ВТ	-
RXD, RX_DV, RX_ER de-asserted to CRS de-asserted	t5	0.3	_	0.5	ВТ	-
TPFI in to CRS asserted	t6	2	_	28	ВТ	_
TPFI quiet to CRS de-asserted	t7	6	_	10	ВТ	-
TPFI in to COL asserted	t8	1	_	31	ВТ	_
TPFI quiet to COL de-asserted	t9	5	-	10	ВТ	-

^{1.} Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.

^{2.} BT is the duration of one bit as transferred to and from the MAC and is the reciprocal of the bit rate. 10BASE-T bit time = 10^{-7} s or 100 ns.



Figure 33. 10BASE-T Transmit Timing




Table 34. 10BASE-T Transmit Timing Parameters

Parameter	Symbol	Min	Typ ¹	Max	Units ²	Test Conditions
TXD, TX_EN, TX_ER setup to TX_CLK High	t1	10	_	_	ns	-
TXD, TX_EN, TX_ER hold from TX_CLK High	t2	0	_	_	ns	-
TX_EN sampled to CRS asserted	t3	-	2	-	BT	_
TX_EN sampled to CRS de-asserted	t4	-	1	_	ВТ	-
TX_EN sampled to TPFO out (Tx latency)	t5	-	72.5	ı	ВТ	-

^{1.} Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.

^{2.} BT is the duration of one bit as transferred to and from the MAC and is the reciprocal of the bit rate. 10BASE-T bit time = 10⁻⁷ s or 100 ns.



Figure 34. 10BASE-T Jabber and Unjabber Timing




Table 35. 10BASE-T Jabber and Unjabber Timing Parameters

Parameter	Symbol	Min	Typ ¹	Max	Units	Test Conditions
Maximum transmit time	t1	20	-	150	ms	-
Unjab time	t2	250	-	750	ms	-

^{1.} Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.

Figure 35. 10BASE-T SQE (Heartbeat) Timing




Table 36. 10BASE-T SQE Timing Parameters

Parameter	Symbol	Min	Typ ¹	Max	Units	Test Conditions
COL (SQE) Delay after TX_EN off	t1	0.65	_	1.6	us	_
COL (SQE) Pulse duration	t2	0.5	-	1.5	us	-

^{1.} Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.



Figure 36. Auto-Negotiation and Fast Link Pulse Timing




Figure 37. Fast Link Pulse Timing




Table 37. Auto-Negotiation and Fast Link Pulse Timing Parameters

Parameter	Symbol	Min	Typ ¹	Max	Units	Test Conditions
Clock/Data pulse width	t1	_	100	_	ns	-
Clock pulse to Data pulse	t2	55.5	_	63.8	μS	-
Clock pulse to Clock pulse	t3	123	_	127	μS	-
FLP burst width	t4	-	2	-	ms	_
FLP burst to FLP burst	t5	8	12	24	ms	_
Clock/Data pulses per burst	-	17	_	33	ea	-

^{1.} Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing.



Figure 38. MDIO Input Timing




Figure 39. MDIO Output Timing




Table 38. MDIO Timing Parameters

Parameter	Symbol	Min	Typ ¹	Max	Units	Test Conditions
MDIO setup before MDC, sourced by STA	t1	10	-	-	ns	_
MDIO hold after MDC, sourced by STA	t2	5	-	-	ns	_
MDC to MDIO output delay, source by PHY	t3	-	-	150	ns	_
MDC period	t4	125	-	-	ns	MDC = 8 MHz

^{1.} Typical values are at 25° C and are for design aid only; not guaranteed and not subject to production testing.



Figure 40. Power-Up Timing




Table 39. Power-Up Timing Parameters

Parameter	Symbol	Min	Typ ¹	Max	Units	Test Conditions
Voltage threshold	v1	-	2.9	-	V	-
Power Up delay ²	t1	-	-	300	μS	-

- 1. Typical values are at 25° C and are for design aid only; not guaranteed and not subject to production testing.
- 2. Power-up delay is specified as a maximum value because it refers to the PHY guaranteed performance the PHY comes out of reset after a delay of No MORE Than 300 μs. System designers should consider this as a minimum value After threshold v1 is reached, the MAC should delay No LESS Than 300 μs before accessing the MDIO port.

Figure 41. RESET Pulse Width and Recovery Timing




Table 40. RESET Pulse Width and Recovery Timing Parameters

Parameter	Symbol	Min	Typ ¹	Max	Units	Test Conditions
RESET pulse width	t1	10	_	-	ns	-
RESET recovery delay ²	t2	_		300	μS	-

- Typical values are at 25° C and are for design aid only; not guaranteed and not subject to production testing.
- 2. Reset Recovery Delay is specified as a maximum value because it refers to the PHY guaranteed performance the PHY comes out of reset after a delay of No MORE Than 300 μ s. System designers should consider this as a minimum value After de-asserting RESET*, the MAC should delay No LESS Than 300 μ s before accessing the MDIO port.



6.0 Register Definitions

The LXT971A register set includes multiple 16-bit registers. Table 41 presents a complete register listing. Table 42 is a complete memory map of all registers and Tables 43 through 58 provide individual register definitions.

Base registers (0 through 8) are defined in accordance with the "Reconciliation Sublayer and Media Independent Interface" and "Physical Layer Link Signaling for 10/100 Mbps Auto-Negotiation" sections of the IEEE 802.3 standard.

Additional registers are defined in accordance with the IEEE 802.3 standard for adding unique chip functions.

Table 41. Register Set

Address	Register Name	Bit Assignments
0	Control Register	Refer to Table 43 on page 74
1	Status Register #1	Refer to Table 44 on page 75
2	PHY Identification Register 1	Refer to Table 45 on page 76
3	PHY Identification Register 2	Refer to Table 46 on page 76
4	Auto-Negotiation Advertisement Register	Refer to Table 47 on page 77
5	Auto-Negotiation Link Partner Base Page Ability Register	Refer to Table 48 on page 78
6	Auto-Negotiation Expansion Register	Refer to Table 49 on page 79
7	Auto-Negotiation Next Page Transmit Register	Refer to Table 50 on page 79
8	Auto-Negotiation Link Partner Received Next Page Register	Refer to Table 51 on page 80
9	1000BASE-T/100BASE-T2 Control Register	Not Implemented
10	1000BASE-T/100BASE-T2 Status Register	Not Implemented
15	Extended Status Register	Not Implemented
16	Port Configuration Register	Refer to Table 52 on page 81
17	Status Register #2	Refer to Table 53 on page 82
18	Interrupt Enable Register	Refer to Table 54 on page 83
19	Interrupt Status Register	Refer to Table 55 on page 84
20	LED Configuration Register	Refer to Table 56 on page 85
21-25	Reserved	_
26	Digital Config Register	Refer to Table 57 on page 86
27-29	Reserved	_
30	Transmit Control Register	Refer to Table 58 on page 87



Table 42. Register Bit Map

								Bit Fields	sp								7
reg inte	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	nn c
							S	Control Register	gister								
Control	Reset	Loopbac k	Speed Select	A/N Enable	Power Down	Isolate	Re-start A/N	Duplex Mode	COL Test	Speed Select			Reserved	ved			0
							8	Status Register	jister								
Status	100Base- T4	100Base- X Full Duplex	100Base- X Half Duplex	10Mbps Full Duplex	10Mbps Half Duplex	100Base- T2 Full Duplex	100Base- T2 Half Duplex	Extended Status	Reserved	MF Preamble Suppress	A/N Complete	Remote Fault	A/N Ability	Link Status	Jabber Detect	Extended Capabilit y	1
							ЬН	PHY ID Registers	jisters								
PHY ID 1	15	14	13	12	111	10	6	∞	7	9	5	4	3	2	1	0	2
PHY ID2			PH	PHY ID No					MFR Model No	odel No				MFR Rev No	ev No		3
						Auto-N	Auto-Negotiation Advertisement Register	on Adve	tisemen	t Registe	<u>.</u>						
A/N Advertise	Next Page	Reserved	Remote Fault	Reserved	Asymm Pause	Pause	100Base- T4	100Base- TX Full Duplex	100Base- TX	10Base-T Full Duplex	10Base-T		IEE	IEEE Selector Field	eld		4
					Auto-	Auto-Negotiation Link Partner Base Page Ability Register	ion Link	Partner I	3ase Pag	e Ability	Registe						
A/N Link Ability	Next Page	Ack	Remote Fault	Reserved	Asymm Pause	Pause	100Base- T4	100Base- TX Full Duplex	100Base- TX	10Base-T Full Duplex	10Base-T		IEE	IEEE Selector Field	eld		v
						Autc	Auto-Negotiation Expansion Register	ıtion Exp	ansion F	Register							
A/N Expansion					Reserved	,eq					Base	Parallel Detect Fault	Link Partner Next Page Able	Next Page Able	Page Received	Link Partner A/N Able	9
						Auto-Negotiation Next Page Transmit Register	yotiation	Next Pa	ge Trans	mit Regi	ster						
A/N Next Page Txmit	Next Page	Reserved	Message Page	Ack 2	Toggle					Message / L	Message / Unformatted Code Field	ode Field					7
					Auto-I	Auto-Negotiation Link Partner Next Page Receive Register	on Link F	Partner N	lext Page	Receive	Registe	ı					

Document #: 249414 Revision #: 002 Rev. Date: August 7, 2002



Table 42. Register Bit Map (Continued)

Red Title								Bit Fields	spl	·	·	·	·	·	·		Addr
6	B15	B14	B13	B12	B11	B10	B9	B8	28	B6	B5	B4	B3	B2	B1	B0	
A/N Link Next Page	Next Page	Ack	Message Page	Ack 2	Toggle					Message / U	Message / Unformatted Code Field	ode Field					œ
							Confi	guration	Configuration Register								
Port Config	Reserved	Force Link Pass	Txmit Disable	Bypass Scrambler (100TX)	Reserved	Jabber (10T)	SQE (10T)	TP Loopbac k (10T)	CRS Select (10T)	Sleep Mode	PRE_EN	Sleep	Sleep Timer	Fault Code Enable	Alternate Next Page	Fiber Select	16
							Stat	Status Register #2	ster #2								
Status Register #2	Reserved	10/100 Mode	Transmit Status	Receive Status	Collision Status	Link	Duplex Mode	Auto- Neg	Auto- Neg Complete	Reserved	Polarity	Pause	Error	Reserved	Reserved	ved	17
							Interru	pt Enabl	Interrupt Enable Register	<u>.</u>							
Interrupt Enable				Reserved				Reserved	Auto- Neg Mask	Speed Mask	Duplex Mask	Link Mask	Reserved	Reserved	Interrupt Enable	Test Interrupt	18
							Interru	pt Status	Interrupt Status Register	L							
Interrupt Status				Reserved				Reserved	Auto- Neg Done	Speed	Duplex Change	Link Change	Reserved	MD Interrupt	Reserved	Reserved	19
							LED Cor	nfiguratio	LED Configuration Register	ter							
LED Config		LE	LED1			LED2	32			LED3	D3		LED Freq	Freq	Pulse Stretch	Reserved	20
						Dig	Digital Config Register (Address 26)	ig Regist	er (Addre	ess 26)							
Digital Config		Rese	Reserved		Increased MII Drive Strength	Reserved	Symbol Error					Reserved					26
							Transm	iit Contro	Transmit Control Register	ər							
Trans. Control		Reserved		Transmit Low Pwr	Port Rise Time Control	me Control					Reserved	rved					30



Table 43. Control Register (Address 0)

Bit	Name			Description	Type ¹	Default
0.15	Reset	1 = PHY 0 = Non	reset nal opera	ation	R/W SC	0
0.14	Loopback	1 = Ena 0 = Disa	ble loopb ble loopb	ack mode back mode	R/W	0
0.13	Speed Selection	0.6 1 1 0 0	0.13 1 0 1 0	Speed Selected Reserved 1000 Mbps (not supported) 100 Mbps 10 Mbps	R/W	Note 2
0.12	Auto-Negotiation Enable			negotiation process negotiation process	R/W	Note 2
0.11	Power-Down		er-down nal opera	ation	R/W	0
0.10	Isolate		trically isomal opera	olate PHY from MII ation	R/W	0
0.9	Restart Auto-Negotiation		tart auto-i mal opera	negotiation process tion	R/W SC	0
0.8	Duplex Mode		1 = Full-duplex 0 = Half-duplex			Note 2
0.7	Collision Test			signal test signal test	R/W	0
		0.6	0.13	Speed Selected		
0.6	Speed Selection	1 1 0 0	1 0 1 0	Reserved 1000 Mbps (not supported) 100 Mbps 10 Mbps	R/W	0
0.5:0	Reserved	Write as	0, ignore	e on Read	R/W	00000

^{1.} R/W = Read/Write

RO = Read Only SC = Self Clearing

^{2.} Default value of Register bits 0.12, 0.13 and 0.8 are determined by the LED/CFG*n* pins (refer to Table 9 on page 30).



Table 44. MII Status Register #1 (Address 1)

Bit	Name	Description	Type ¹	Default
1.15	100BASE-T4 Not Supported	1 = PHY able to perform 100BASE-T4 0 = PHY not able to perform 100BASE-T4	RO	0
1.14	100BASE-X Full-Duplex	1 = PHY able to perform full-duplex 100BASE-X 0 = PHY not able to perform full-duplex 100BASE-X	RO	1
1.13	100BASE-X Half-Duplex	1 = PHY able to perform half-duplex 100BASE-X 0 = PHY not able to perform half-duplex 100BASE-X	RO	1
1.12	10 Mbps Full-Duplex	1 = PHY able to operate at 10 Mbps in full-duplex mode 0 = PHY not able to operate at 10 Mbps full-duplex mode	RO	1
1.11	10 Mbps Half-Duplex	1 = PHY able to operate at 10 Mbps in half-duplex mode 0 = PHY not able to operate at 10 Mbps in half-duplex	RO	1
1.10	100BASE-T2 Full- Duplex Not Supported	1 = PHY able to perform full-duplex 100BASE-T2 0 = PHY not able to perform full-duplex 100BASE-T2	RO	0
1.9	100BASE-T2 Half- Duplex Not Supported	1 = PHY able to perform half-duplex 100BASE-T2 0 = PHY not able to perform half-duplex 100BASE- T2	RO	0
1.8	Extended Status	1 = Extended status information in register 15 0 = No extended status information in register 15	RO	0
1.7	Reserved	1 = ignore when read	RO	0
1.6	MF Preamble Suppression	1 = PHY accepts management frames with preamble suppressed 0 = PHY will not accept management frames with preamble suppressed	RO	0
1.5	Auto-Negotiation complete	1 = Auto-negotiation complete 0 = Auto-negotiation not complete	RO	0
1.4	Remote Fault	1 = Remote fault condition detected 0 = No remote fault condition detected	RO/LH	0
1.3	Auto-Negotiation Ability	1 = PHY is able to perform auto-negotiation 0 = PHY is not able to perform auto-negotiation	RO	1
1.2	Link Status	1 = Link is up 0 = Link is down	RO/LL	0
1.1	Jabber Detect	1 = Jabber condition detected 0 = Jabber condition not detected	RO/LH	0
1.0	Extended Capability	1 = Extended register capabilities 0 = Basic register capabilities	RO	1
LL :	= Read Only = Latching Low = Latching High			

LH = Latching High



Table 45. PHY Identification Register 1 (Address 2)

Bit	Name	Description	Type ¹	Default
2.15:0	PHY ID Number	The PHY identifier composed of bits 3 through 18 of the OUI.	RO	0013 hex
1. RO = F	Read Only			

Table 46. PHY Identification Register 2 (Address 3)

Bit	Name	Description	Type ¹	Default
3.15:10	PHY ID number	The PHY identifier composed of bits 19 through 24 of the OUI.	RO	011110
3.9:4	Manufacturer's model number	6 bits containing manufacturer's part number.	RO	001110
3.3:0	Manufacturer's revision number	4 bits containing manufacturer's revision number.	RO	xxxx (See the LXT971A/972A Specification Update)
1. RO = F	Read Only			

Figure 42. PHY Identifier Bit Mapping






Table 47. Auto-Negotiation Advertisement Register (Address 4)

Bit	Name	Description	Type ¹	Default
4.15	Next Page	1 = Port has ability to send multiple pages. 0 = Port has no ability to send multiple pages.	R/W	0
4.14	Reserved	Ignore.	RO	0
4.13	Remote Fault	1 = Remote fault. 0 = No remote fault.	R/W	0
4.12	Reserved	Ignore.	R/W	0
4.11	Asymmetric Pause	Pause operation defined in Clause 40 and 27.	R/W	0
4.10	Pause	1 = Pause operation enabled for full-duplex links. 0 = Pause operation disabled.	R/W	Note 2
4.9	100BASE-T4	1 = 100BASE-T4 capability is available. 0 = 100BASE-T4 capability is not available. (The LXT971A does not support 100BASE-T4 but allows this bit to be set to advertise in the autonegotiation sequence for 100BASE-T4 operation. An external 100BASE-T4 transceiver could be switched in if this capability is desired.)	R/W	0
4.8	100BASE-TX full-duplex	1 = Port is 100BASE-TX full-duplex capable. 0 = Port is not 100BASE-TX full-duplex capable.	R/W	Note 3
4.7	100BASE-TX	1 = Port is 100BASE-TX capable. 0 = Port is not 100BASE-TX capable.	R/W	Note 3
4.6	10BASE-T full-duplex	1 = Port is 10BASE-T full-duplex capable. 0 = Port is not 10BASE-T full-duplex capable.	R/W	Note 3
4.5	10BASE-T	1 = Port is 10BASE-T capable. 0 = Port is not 10BASE-T capable.	R/W	Note 3
4.4:0	Selector Field, S<4:0>	<pre><00001> = IEEE 802.3. <00010> = IEEE 802.9 ISLAN-16T. <00000> = Reserved for future auto-negotiation development. <11111> = Reserved for future auto-negotiation development. Unspecified or reserved combinations should not be transmitted.</pre>	R/W	00001

^{1.} R/W = Read/Write RO = Read Only

RO = Read Only
 The default setting of Register bit 4.10 (PAUSE) is determined by pin 33/H8 at reset.
 Default values of Register bits 4.5, 4.6, 4.7, and 4.8 are determined by LED/CFGn pins at reset. Refer to Table 9 for details.



Table 48. Auto-Negotiation Link Partner Base Page Ability Register (Address 5)

Bit	Name	Description	Type ¹	Default
5.15	Next Page	1 = Link Partner has ability to send multiple pages. 0 = Link Partner has no ability to send multiple pages.	RO	N/A
5.14	Acknowledge	1 = Link Partner has received Link Code Word from LXT971A. 0 = Link Partner has not received Link Code Word from the LXT971A.	RO	N/A
5.13	Remote Fault	1 = Remote fault. 0 = No remote fault.	RO	N/A
5.12	Reserved	Ignore.	RO	N/A
5.11	Asymmetric Pause	Pause operation defined in Clause 40 and 27. 1 = Link Partner is Pause capable. 0 = Link Partner is not Pause capable.	RO	N/A
5.10	Pause	1 = Link Partner is Pause capable. 0 = Link Partner is not Pause capable.	RO	N/A
5.9	100BASE-T4	1 = Link Partner is 100BASE-T4 capable. 0 = Link Partner is not 100BASE-T4 capable.	RO	N/A
5.8	100BASE-TX full-duplex	1 = Link Partner is 100BASE-TX full-duplex capable. 0 = Link Partner is not 100BASE-TX full-duplex capable.	RO	N/A
5.7	100BASE-TX	1 = Link Partner is 100BASE-TX capable. 0 = Link Partner is not 100BASE-TX capable.	RO	N/A
5.6	10BASE-T full-duplex	1 = Link Partner is 10BASE-T full-duplex capable. 0 = Link Partner is not 10BASE-T full-duplex capable.	RO	N/A
5.5	10BASE-T	1 = Link Partner is 10BASE-T capable. 0 = Link Partner is not 10BASE-T capable.	RO	N/A
5.4:0	Selector Field S<4:0>	<pre><00001> = IEEE 802.3. <00010> = IEEE 802.9 ISLAN-16T. <00000> = Reserved for future auto-negotiation development. <11111> = Reserved for future auto-negotiation development. Unspecified or reserved combinations shall not be transmitted.</pre>	RO	N/A
1. RO =	Read Only			



Table 49. Auto-Negotiation Expansion (Address 6)

Bit	Name	Description	Type ¹	Default
6.15:6	Reserved	Ignore on read.	RO	0
6.5	Base Page	This bit indicates the status of the auto-negotiation variable base page. It flags synchronization with the auto-negotiation state diagram, allowing detection of interrupted links. This bit is only used if Register bit 16.1 (Alternate NP feature) is set.	RO/ LH	0
		1 = Base page = true 0 = Base page = false		
6.4	Parallel Detection Fault	1 = Parallel detection fault has occurred. 0 = Parallel detection fault has not occurred.	RO/ LH	0
6.3	Link Partner Next Page Able	1 = Link partner is next page able. 0 = Link partner is not next page able.	RO	0
6.2	Next Page Able	1 = Local device is next page able. 0 = Local device is not next page able.	RO	1
6.1	Page Received	1 = Indicates that a new page has been received and the received code word has been loaded into Register 5 (Base Pages) or Register 8 (Next Pages) as specified in Clause 28 of IEEE 802.3. This bit is cleared on Read. If Register bit 16.1 is set, the Page Received bit is also cleared when mr_page_rx = false or transmit_disable = true.	RO LH	0
6.0	Link Partner A/N Able	1 = Link partner is auto-negotiation able. 0 = Link partner is not auto-negotiation able.	RO	0
1. RO = I	Read Only LH = L	atching High		

Table 50. Auto-Negotiation Next Page Transmit Register (Address 7)

Bit	Name	Description	Type ¹	Default
7.15	Next Page (NP)	1 = Additional next pages follow 0 = Last page	R/W	0
7.14	Reserved	Write as 0, ignore on read	RO	0
7.13	Message Page (MP)	1 = Message page 0 = Unformatted page	R/W	1
7.12	Acknowledge 2 (ACK2)	1 = Complies with message 0 = Cannot comply with message	R/W	0
7.11	Toggle (T)	1 = Previous value of the transmitted Link Code Word equalled logic zero 0 = Previous value of the transmitted Link Code Word equalled logic one	R/W	0
7.10:0	Message/Unformatted Code Field		R/W	00000000 001
1. RO = I	Read Only. R/W = Read/	Write		



Table 51. Auto-Negotiation Link Partner Next Page Receive Register (Address 8)

Bit	Name	Description	Type ¹	Default
8.15	Next Page (NP)	1 = Link Partner has additional next pages to send 0 = Link Partner has no additional next pages to send	RO	0
8.14	Acknowledge (ACK)	1 = Link Partner has received Link Code Word from LXT971A 0 = Link Partner has not received Link Code Word from LXT971A	RO	0
8.13	Message Page (MP)	1 = Page sent by the Link Partner is a Message Page 0 = Page sent by the Link Partner is an Unformatted Page	RO	0
8.12	Acknowledge 2 (ACK2)	1 = Link Partner complies with the message 0 = Link Partner cannot comply with the message	RO	0
8.11	Toggle (T)	1 = Previous value of the transmitted Link Code Word equalled logic zero 0 = Previous value of the transmitted Link Code Word equalled logic one	RO	0
8.10:0	Message/Unformatted Code Field	User definable	RO	0
1. RO =	Read Only.			



Table 52. Configuration Register (Address 16, Hex 10)

Bit	Name	Description	Type ¹	Default
16.15	Reserved	Write as zero, ignore on read.	R/W	0
16.14	Force Link Pass	1 = Force Link pass 0 = Normal operation	R/W	0
16.13	Transmit Disable	1 = Disable Twisted Pair transmitter 0 = Normal Operation	R/W	0
16.12	Bypass Scrambler (100BASE-TX)	1 = Bypass Scrambler and Descrambler 0 = Normal Operation	R/W	0
16.11	Reserved	Ignore	R/W	0
16.10	Jabber (10BASE-T)	1 = Disable Jabber Correction 0 = Normal operation	R/W	0
16.9	SQE (10BASE-T)	1 = Enable Heart Beat 0 = Disable Heart Beat	R/W	0
16.8	TP Loopback (10BASE-T)	1 = Disable TP loopback during half-duplex operation 0 = Normal Operation	R/W	0
16.7	CRS Select (10BASE-T)	1 = CRS deassert extends to RX_DV deassert 0 = Normal Operation	R/W	1
16.6	Sleep Mode	1 = Enable Sleep Mode 0 = Disable Sleep Mode	R/W	Note 2
16.5	PRE_EN	Preamble Enable. 0 = Set RX_DV high coincident with SFD. 1 = Set RX_DV high and RXD = preamble when CRS is asserted.	R/W	0
16.4:3	Sleep Timer	00 = 3.04 seconds 01 = 2.00 seconds 10 = 1.04 seconds	R/W	00
16.2	Fault Code Enable	1 = Enable FEFI transmission 0 = Disable FEFI transmission	R/W	1
16.1	Alternate NP feature	1 = Enable alternate auto negotiate next page feature. 0 = Disable alternate auto negotiate next page feature	R/W	0
16.0	Fiber Select	1 = Select fiber mode. 0 = Select TP mode.	R/W	Note 3

1. R/W = Read /Write LHR = Latches High on Reset

^{2.} The default value of Register bit 16.6 is determined by the state of the <u>SLEEP</u> pin 32/H7.

3. The default value of Register bit 16.0 is determined by pin 26/G2 (SD/TP).



Table 53. Status Register #2 (Address 17)

Bit	Name	Description	Type ¹	Default
17.15	Reserved	Always 0.	RO	0
17.14	10/100 Mode	1 = LXT971A is operating in 100BASE-TX mode. 0 = LXT971A is not operating 100BASE-TX mode.	RO	0
17.13	Transmit Status	1 = LXT971A is transmitting a packet. 0 = LXT971A is not transmitting a packet.	RO	0
17.12	Receive Status	1 = LXT971A is receiving a packet. 0 = LXT971A is not receiving a packet.	RO	0
17.11	Collision Status	1 = Collision is occurring. 0 = No collision.	RO	0
17.10	Link	1 = Link is up. 0 = Link is down.	RO	0
17.9	Duplex Mode	1 = Full-duplex. 0 = Half-duplex.	RO	0
17.8	Auto-Negotiation	1 = LXT971A is in auto-negotiation mode. 0 = LXT971A is in manual mode.	RO	0
17.7	Auto-Negotiation Complete	1 = Auto-negotiation process completed. 0 = Auto-negotiation process not completed. This bit is only valid when auto negotiate is enabled, and is equivalent to Register bit 1.5.	RO	0
17.6	Reserved	Always 0.	RO	0
17.5	Polarity	1 = Polarity is reversed. 0 = Polarity is not reversed.	RO	0
17.4	Pause	1 = Device Pause capable. 0 = Device Not Pause capable.	RO	0
17:3	Error	1 = Error Occurred (Remote Fault, X,Y, Z). 0 = No error occurred.	RO	0
17:2	Reserved	Always 0.	RO	0
17:1	Reserved	Always 0.	RO	0
17.0	Reserved	Always 0.	RO	0
1. RO =	Read Only. R/W = Read/	Write		



Table 54. Interrupt Enable Register (Address 18)

Bit	Name	Description	Type ¹	Default
18.15:9	Reserved	Write as 0; ignore on read.	R/W	N/A
18.8	Reserved	Write as 0; ignore on read.	R/W	0
18.7	ANMSK	Mask for Auto Negotiate Complete 1 = Enable event to cause interrupt. 0 = Do not allow event to cause interrupt.	R/W	0
18.6	SPEEDMSK	Mask for Speed Interrupt 1 = Enable event to cause interrupt. 0 = Do not allow event to cause interrupt.		0
18.5	DUPLEXMSK	Mask for Duplex Interrupt 1 = Enable event to cause interrupt. 0 = Do not allow event to cause interrupt.		0
18.4	LINKMSK	Mask for Link Status Interrupt 1 = Enable event to cause interrupt. 0 = Do not allow event to cause interrupt.	R/W	0
18.3	Reserved	Write as 0, ignore on read.		0
18.2	Reserved	Write as 0, ignore on read.	R/W	0
18.1	INTEN	1 = Enable interrupts. 0 = Disable interrupts.	R/W	0
18.0	TINT	1 = Force interrupt on MDINT. 0 = Normal operation.	R/W	0
1. R/W = Read /Write				



Table 55. Interrupt Status Register (Address 19, Hex 13)

Bit	Name	Description	Type ¹	Default
19.15:9	Reserved	Ignore	RO	N/A
19.8	Reserved	Ignore	RO	0
19.7	ANDONE	Auto-negotiation Status 1= Auto-negotiation has completed. 0= Auto-negotiation has not completed.	RO/SC	N/A
19.6	SPEEDCHG	Speed Change Status 1 = A Speed Change has occurred since last reading this register. 0 = A Speed Change has not occurred since last reading this register.	RO/SC	0
19.5	DUPLEXCHG	Duplex Change Status 1 = A Duplex Change has occurred since last reading this register. 0 = A Duplex Change has not occurred since last reading this register.	RO/SC	0
19.4	Link Status Change Status 1 = A Link Change has occurred since last reading this register. 0 = A Link Change has not occurred since last reading this register.		RO/SC	0
19.3	Reserved	Ignore.	RO	0
19.2	MDINT	1 = MII interrupt pending. 0 = No MII interrupt pending.	RO	
19.1	Reserved	Ignore.	RO	N/A
19.0	Reserved	Ignore	RO	0
1. R/W = Read/Write, RO = Read Only, SC = Self Clearing.				



Table 56. LED Configuration Register (Address 20, Hex 14)

Bit	Name	Description	Type ¹	Default
20.15:12	LED1 Programming bits	0000 = Display Speed Status (Continuous, Default) 0001 = Display Transmit Status (Stretched) 0010 = Display Receive Status (Stretched) 0011 = Display Collision Status (Stretched) 0010 = Display Link Status (Continuous) 0101 = Display Duplex Status (Continuous) 0110 = Unused 0111 = Display Receive or Transmit Activity (Stretched) 1000 = Test mode- turn LED on (Continuous) 1001 = Test mode- turn LED off (Continuous) 1010 = Test mode- blink LED fast (Continuous) 1011 = Test mode- blink LED slow (Continuous) 1010 = Display Link and Receive Status combined ² (Stretched) ³ 1110 = Display Link and Activity Status combined ⁴ (Stretched) ³ 1111 = Unused	R/W	0000
20.11:8	LED2 Programming bits	0000 = Display Speed Status 0001 = Display Transmit Status 0010 = Display Receive Status 0011 = Display Receive Status 0011 = Display Collision Status 0100 = Display Link Status (Default) 0101 = Display Duplex Status 0110 = Unused 0111 = Display Receive or Transmit Activity 1000 = Test mode- turn LED on 1001 = Test mode- turn LED off 1010 = Test mode- blink LED fast 1011 = Test mode- blink LED slow 1100 = Display Link and Receive Status combined ² (Stretched) ³ 1101 = Display Link and Activity Status combined ² (Stretched) ³ 1110 = Display Duplex and Collision Status combined ⁴ (Stretched) ³ 1111 = Unused	R/W	0100

^{1.} R/W = Read /Write RO = Read Only

The secondary LED driver (Receive or Activity) causes the LED to change state (blink).

5. Values are relative approximations. Not guaranteed or production tested.

LH = Latching High
2. Link status is the primary LED driver. The LED is asserted (solid ON) when the link is up.

^{3.} Combined event LED settings are not affected by Pulse Stretch Register bit 20.1. These display settings are stretched regardless of the value of 20.1.

^{4.} Duplex status is the primary LED driver. The LED is asserted (solid ON) when the link is full-duplex. Collision status is the secondary LED driver. The LED changes state (blinks) when a collision occurs.



Table 56. LED Configuration Register (Address 20, Hex 14) (Continued)

Bit	Name	Description	Type ¹	Default
20.7:4	LED3 Programming bits	0000 = Display Speed Status 0001 = Display Transmit Status 0010 = Display Receive Status (Default) 0011 = Display Receive Status 0010 = Display Link Status 0100 = Display Link Status 0101 = Display Duplex Status 0110 = Unused 0111 = Display Receive or Transmit Activity 1000 = Test mode- turn LED on 1001 = Test mode- turn LED off 1010 = Test mode- blink LED fast 1011 = Test mode- blink LED slow 1100 = Display Link and Receive Status combined ² (Stretched) ³ 1101 = Display Link and Activity Status combined ⁴ (Stretched) ³ 1110 = Display Duplex and Collision Status combined ⁴ (Stretched) ³ 1111 = Unused	R/W	0010
20.3:2	LEDFREQ ⁵	00 = Stretch LED events to 30 ms. 01 = Stretch LED events to 60 ms. 10 = Stretch LED events to 100 ms. 11 = Reserved.	R/W	00
20.1	PULSE- STRETCH	0 = Disable pulse stretching of all LEDs. 1 = Enable pulse stretching of all LEDs.	R/W	1
20.0	Reserved	Ignore.	R/W	N/A

^{1.} R/W = Read /Write RO = Read Only LH = Latching High

Table 57. Digital Config Register (Address 26)

Bit	Name	Description	Type ¹	Default
26.15:12	Reserved	Reserved	RO	0
26.11	MII Drive Strength	1 = Increased MII drive strength 0 = Normal MII drive strength	R/W	0
26.10	Reserved	Reserved	RO	0
26.9	Show Symbol Error	1 = Map Symbol Error Signal To RXER 0 = Normal RXER	R/W	0
26.8:0	Reserved	Reserved	RO	0
1. R/W = Read /Write, RO = Read Only, LH = Latching High				

^{2.} Link status is the primary LED driver. The LED is asserted (solid ON) when the link is up. The secondary LED driver (Receive or Activity) causes the LED to change state (blink).

Combined event LED settings are not affected by Pulse Stretch Register bit 20.1. These display settings are stretched regardless of the value of 20.1.

Duplex status is the primary LED driver. The LED is asserted (solid ON) when the link is full-duplex.
 Collision status is the secondary LED driver. The LED changes state (blinks) when a collision occurs.

^{5.} Values are relative approximations. Not guaranteed or production tested.



Table 58. Transmit Control Register (Address 30)


Bit	Name	Description	Type ²	Default
30.15:11	Reserved	Ignore	R/W	0
30.12	Transmit Low Power	1 = Forces the transmitter into low power mode. Also forces a zero-differential transmission. 0 = Normal transmission.	R/W	0
30.11:10	Port Rise Time Control ¹	00 = 3.0 ns (default = TXSLEW<1:0> pins) 01 = 3.4 ns 10 = 3.9 ns 11 = 4.4 ns	R/W	00
30.9:0	Reserved	Ignore	R/W	0
1 Values are relative approximations. Not guaranteed or production tested				

^{1.} Values are relative approximations. Not guaranteed or production tested. 2. R/W = Read/Write



7.0 Package Specifications

Figure 43. PBGA Package Specification



Revision #: 002 Rev. Date: August 7, 2002



Figure 44. LXT971A LQFP Package Specifications

64-Pin Low Profile Quad Flat Pack • Part Number - LXT971ALC Commercial Temperature Range (0°C to +70°C) • Part Number - LXT971ALE Extended Temperature Range (-40°C to +85°C) D **Millimeters** Dim Min Max A 1.60 0.05 0.15 A_1 1.35 1.45 A_2 Ε В 0.17 0.27 D 11.85 12.15 9.9 10.1 D_1 Е 11.85 12.15 9.9 E_1 10.1 0.50 BSC¹ L 0.45 0.75 1.00 REF L_1 11° θ_3 13° 0^{o} 7° 1. Basic Spacing between Centers



8.0 Product Ordering Information

Table 59. Product Information

Number	Revision	Qualification	Tray MM	Tape & Reel MM
DJLXT971ALC.A4	A4	S	834105	834916
DJLXT971ALE.A4	A4	S	835676	835791
FLLXT971ABC.A4	A4	S	834103	834926
FLLXT971ABE.A4	A4	S	834104	835080

Figure 45. Ordering Information - Sample

